

# CY62146V MoBL™ CY62146V18 MoBL2™

#### Features

- Low voltage range:

  - CY62146V: 2.7V-3.6V
- Ultra-low active, standby power
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- CMOS for optimum speed/power

#### **Functional Description**

The CY62146V and CY62146V18 are high-performance CMOS static RAMs organized as 262,144 words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>TM</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{CE}$  HIGH). The in-


# 256K x 16 Static RAM

put/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled ( $\overline{OE}$  HIGH),  $\overline{BHE}$  and  $\overline{BLE}$  are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.


The CY62146V and CY62146V18 are available in 48-Ball FBGA and standard 44-Pin TSOP Type II (forward pinout) packaging.



MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation.



### Pin Configuration (continued)



62146V-3

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> –0.5V to $V_{CC}$ + 0.5V
DC Input Voltage <sup>[1]</sup> 0.5V to V <sub>CC</sub> + 0.5V

Output Current into Outputs (LOW)20 mAStatic Discharge Voltage>2001V(per MIL-STD-883, Method 3015)>200 mALatch-Up Current>200 mA

#### **Operating Range**

Device	Range	Ambient Temperature	v <sub>cc</sub>
CY62146V18	Industrial	-40°C to +85°C	1.65V to 1.95V
CY62146V	Industrial	-40°C to +85°C	2.7V to 3.6V

# **Product Portfolio**


						Power Dis	sipation (In	dustrial)
	V <sub>CC</sub> Range				Operat	ing (I <sub>CC</sub> )	St	andby (I <sub>SB2</sub> )
Product	V <sub>CC(min)</sub>	<b>V<sub>CC(typ)</sub></b> <sup>[2]</sup>	V <sub>CC(max)</sub>	Speed	<b>Typ.</b> <sup>[2]</sup>	Maximum	<b>Typ.</b> <sup>[2]</sup>	Maximum
CY62146V	2.7V	3.0V	3.6V	70 ns	7 mA	15 mA	2 μΑ	20 µA
CY62146V18	1.65V	1.80V	1.95V	70 ns	3 mA	7 mA		20 µA

Shaded areas contain preliminary information.

Notes:

1.  $V_{IL}(min) = -2.0V$  for pulse durations less than 20 ns.

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ, T<sub>A</sub> = 25°C.



# Electrical Characteristics Over the Operating Range

				CY62146V			
Parameter	Description	Test Condi	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	$V_{CC} = 2.7V$	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.7V$			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{\rm CC} = 3.6 V$	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_{I} \leq V_{CC}$		-1	<u>+</u> 1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}, Ou$	$GND \leq V_O \leq V_{CC}$ , Output Disabled			+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , CMOS Levels	V <sub>CC</sub> = 3.6V		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 M CMOS Levels	Hz,		1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:constraint} \begin{array}{ c c } \hline \overline{CE} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V, \ f = f_{MAX} \end{array}$				100	μA
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:constraint} \begin{array}{ c c } \hline \overline{CE} \geq V_{CC} - 0.3V \\ V_{IN} \geq V_{CC} - 0.3V \\ or \ V_{IN} \leq 0.3V, \ f = 0 \end{array}$	V <sub>CC</sub> = LL 3.6V		2	20	μA

					CY62146V1		
Parameter	Description	Test Condit	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 1.65V	1.5			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	$V_{CC} = 1.65V$			0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{\rm CC} = 1.95 V$	1.4		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 1.65V$	-0.5		0.4	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	<u>+</u> 1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Out	-1	+1	+1	μA	
ICC	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , CMOS Levels	V <sub>CC</sub> = 1.95V		3	7	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz, CMOS Levels			1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:constraint} \begin{array}{ c c } \hline \overline{CE} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V, \text{ f} = f_{MAX} \end{array}$			100	μΑ	
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:constraint} \begin{split} \overline{CE} \geq V_{CC} - 0.3V \\ V_{IN} \geq V_{CC} - 0.3V \\ \text{or } V_{IN} \leq 0.3V,  f = 0 \end{split}$	V <sub>CC</sub> = LL 1.95V		2	20	μΑ


# Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

 Note:
 3. Tested initially and after any design or process changes that may affect these parameters.



# AC Test Loads and Waveforms






Parameters	3.0V	1.8V	Unit
R1	1105	15294	Ohms
R2	1550	11300	Ohms
R <sub>TH</sub>	645	6500	Ohms
V <sub>TH</sub>	1.75V	0.85V	Volts

Shaded areas contain preliminary information.

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention (CY62146V18)			1.0		1.95	V
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention (CY62146V)			1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$\label{eq:constraint} \begin{split} & \frac{V_{CC}}{CE} = 1.0V \\ & \overline{CE} \ge V_{CC} - 0.3V, \\ & V_{IN} \ge V_{CC} - 0.3V \text{ or} \\ & V_{IN} \le 0.3V \\ & \text{No input may exceed} \\ & V_{CC} + 0.3V \end{split}$	LL		0.2	5.5	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time			100			μs

#### **Data Retention Waveform**



#### Note:

4. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC</sub>(min)  $\geq$ 100 µs or stable at V<sub>CC</sub>(min)  $\geq$  100 µs.



# Switching Characteristics Over the Operating Range<sup>[5]</sup>

		70	70 ns		
Parameter	Description	Min.	Max.	Unit	
READ CYCLE	· ·		•		
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6, 7]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-Down		70	ns	
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		35	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z <sup>[6, 7]</sup>	5		ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to HIGH Z <sup>[6]</sup>		25	ns	
WRITE CYCLE <sup>[8, 9]</sup>			•		
t <sub>WC</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50		ns	
t <sub>BW</sub>	BLE / BHE LOW to Write End	60		ns	
t <sub>SD</sub>	Data Set-Up to Write End	30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	10		ns	

Note:

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC</sub> typ., and output loading of the 5.

specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$  and  $t_{HZWE}$  is less than  $t_{LZWE}$  for 6. any given device.


7.

any given device.  $t_{HZOE}$ ,  $t_{HZEE}$ ,  $t_{HZEE}$ ,  $t_{HZBE}$  and  $t_{HZWE}$  are specified with  $C_L = 5 \text{ pF}$  as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input <u>set-</u>up and hold <u>tim</u>ing should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for write cycle #3 (WE controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ . 8.

9.




# **Switching Waveforms**



62146V-7

# Read Cycle No. 2 [11, 12]




#### Notes:

- 10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 11.  $\overline{WE}$  is HIGH for read cycle. 12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




#### Switching Waveforms (continued)



13. Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ . 14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state. 15. During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)




# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[9, 14]</sup>



## **Typical DC and AC Characteristics**




NORMALIZED STANDBY CURRENT vs. SUPPLY VOLTAGE 1.4 1.2 0.1 SB 1.0 0.7 0 0 I<sub>SB2</sub>




SUPPLY VOLTAGE (V)


#### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power	
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )	
L	н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	
L	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )	
L	н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); Read I/O <sub>0</sub> –I/O <sub>7</sub> in High Z		
L	Н	L	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )	
L	н	Н	Х	Х	High Z	Output Disabled	Active (I <sub>CC</sub> )	
L	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	
L	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )	
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )	
L	L	Х	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )	





NORMALIZED ICC vs.CYCLETIME





# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62146VLL-70ZI	Z44	44-Pin TSOP II	Industrial
	CY62146VLL-70BAI	BA49	48-Ball Fine Pitch BGA	
70	CY62146V18LL-70BAI	BA49	48-Ball Fine Pitch BGA	


Shaded areas contain preliminary information.


Document #: 38-00647-B


## Package Diagrams

#### 48-Ball (7.00 mm x 8.5 mm x 1.5 mm) FBGA BA49

TOP VIEW







\* THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC M0192 (LOW PROFILE BGA FAMILY)

51-85106-A




#### Package Diagrams (continued)


18.517 (0.729) 18.313 (0.721)

4

1.194 (0.047) 0.991 (0.039) 44-Pin TSOP II Z44



51-85087-A



0.597 (0.0235)

SEATING PLANE

0.150 (0.0059) 0.050 (0.0020)

