
### INTEGRATED CIRCUITS



Product data

2002 Feb 19

File under Inegrated Circuits — ICL03



HILIP

### PCA9548



#### FEATURES

- 1-of-8 bi-directional translating switches
- I<sup>2</sup>C interface logic; compatible with SMBus standards
- Active Low Reset Input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C bus
- Channel selection via I<sup>2</sup>C bus, in any combination
- Power up with all switch channels deselected
- Low Rds<sub>ON</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115 and 1000 V per JESD22-C101
- Latchup testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Package Offer: SO24, TSSOP24

#### DESCRIPTION

The PCA9548 is a octal bi-directional translating switch controlled by the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable Control Register.

An active-LOW reset input allows the PCA9548 to recover from a situation where one of the downstream  $I^2C$  buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I2C state machine and causes all the channels to be deselected as does the internal power on reset function.

The pass gates of the switches are constructed such that the  $V_{DD}$  pin can be used to limit the maximum high voltage which will be passed by the PCA9548. This allows the use of different bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.




Figure 1. Pin configuration

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	A0	Address input 0
2	A1	Address input 1
3	RESET	Active LOW reset input
4	SD0	Serial data output 0
5	SC0	Serial clock output 1
6	SD1	Serial data output 1
7	SC1	Serial clock output 2
8	SD2	Serial data output 2
9	SC2	Serial clock output 3
10	SD3	Serial data output 3
11	SC3	Serial clock output 4
12	V <sub>SS</sub>	Supply ground
13	SD4	Serial data output 4
14	SC4	Serial clock output 5
15	SD5	Serial data output 5
16	SC5	Serial clock output 6
17	SD6	Serial data output 6
18	SC6	Serial clock output 7
19	SD7	Serial data output 7
20	20 SC7 Serial clock output 8	
21	A2 Address input 2	
22	SCL	Serial clock line
23	SDA	Serial data line
24	V <sub>DD</sub>	Supply voltage

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
24-Pin Plastic SO	–40 to +85 °C	PCA9548D	SOT137-1
24-Pin Plastic TSSOP	–40 to +85 °C	PCA9548PW	SOT355-1

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

#### **BLOCK DIAGRAM**





Figure 2. Block diagram

### PCA9548

#### **DEVICE ADDRESSING**

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9548 is shown in Figure 3. To conserve power, no internal pullup resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




#### Figure 3. Slave address

The last bit of the slave address defines the operation to be performed. When set to logic 1, a read is selected while a logic 0 selects a write operation.

#### **CONTROL REGISTER**

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9548, which will be stored in the control register. If multiple bytes are received by the PCA9548, it will save the last byte received. This register can be written and read via the  $I^2C$  bus.





#### **CONTROL REGISTER DEFINITION**

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9548 has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 1.	Control Register; Write — Channel Selection/
Read —	Channel Status

B7	B6	B5	B4	B3	B2	B1	B0	COMMAND
х	x	x	х	x	x	x	0	Channel 0 disabled
χ	~	X	X	X	~	~	1	Channel 0 enabled
х	x	x	х	x	x	0	x	Channel 1 disabled
X	~	X	X	X	~	1	X	Channel 1 enabled
х	x	x	х	х	0	x	x	Channel 2 disabled
~	~	A	~	A	1	~		Channel 2 enabled
х	x	x	х	0	x	x	x	Channel 3 disabled
Χ	~	Χ	Χ	1		~	Χ	Channel 3 enabled
х	x	x	0	x	x	x	x	Channel 4 disabled
Χ	~	X	1	X	~	~	X	Channel 4 enabled
х	x	0	х	x	x	x	x	Channel 5 disabled
Χ	~	1	X	X	~	~	X	Channel 5 enabled
х	0	x	x	x	x x	x	x	Channel 6 disabled
~	1		Χ			~		Channel 6 enabled
0	x	x	x	x	x	x	x	Channel 7 disabled
1			~	Â	~	~		Channel 7 enabled

**NOTE:** Several channels can be enabled at the same time. Ex: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1, and 0 are disabled and channels 6, 3, and 2 are enabled.

Care should be taken not to exceed the maximum bus capacitance.

#### **RESET INPUT**

The  $\overline{\text{RESET}}$  input is an active-LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{WL}$ , the PCA9548 will reset its registers and  $I^2C$  state machine and will deselect all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{DD}$  through a pull-up resistor.

#### **POWER-ON RESET**

When power is applied to V<sub>DD</sub>, an internal Power On Reset holds the PCA9548 in a reset state until V<sub>DD</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released and the PCA9548 registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes causing all the channels to be deselected.

### PCA9548

#### **VOLTAGE TRANSLATION**

The pass gate transistors of the PCA9548 are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C bus to another.




Figure 5.  $V_{pass}$  voltage vs.  $V_{DD}$ 

Figure 5 shows the voltage characteristics of the pass gate transistors (note that the PCA9548 is only tested at the points specified in the DC Characteristics section of this datasheet). In order for the PCA9548 to act as a voltage translator, the V<sub>pass</sub> voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then V<sub>pass</sub> should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 5, we see that V<sub>pass</sub> (max.) will be at 2.7 V when the PCA9548 supply voltage is 3.5 V or lower so the PCA9548 supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 12).

More Information can be found in Application Note AN262 PCA954X family of  $l^2C/SMBus$  multiplexers and switches.

### CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### **Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 6).




Figure 6. Bit transfer

#### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 7).

#### System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 8).




Figure 7. Definition of start and stop conditions




Figure 8. System configuration

PCA9548

#### Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.





Figure 9. Acknowledgement on the I<sup>2</sup>C-bus








Figure 11. READ control register

#### **TYPICAL APPLICATION**




Figure 12. Typical application

2002 Feb 19

### PCA9548

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>DD</sub>	DC supply voltage		-0.5 to +7.0	V
VI	DC input voltage		-0.5 to +7.0	V
lı	DC input current		±20	mA
Ι <sub>Ο</sub>	DC output current		±25	mA
I <sub>DD</sub>	Supply current		±100	mA
I <sub>SS</sub>	Supply current		±100	mA
P <sub>tot</sub>	total power dissipation		400	mW
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C
T <sub>amb</sub>	Operating ambient temperature		-40 to +85	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

#### **DC CHARACTERISTICS**

 $V_{DD}$  = 2.3 to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified. (See page 10 for  $V_{DD}$  = 3.6 to 5.5 V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
STWBUL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX		
Supply	•	•		•	•	•	
V <sub>DD</sub>	Supply voltage		2.3	—	3.6	V	
I <sub>DD</sub>	Supply current	$\begin{array}{l} \text{Operating mode; } V_{\text{DD}} = 3.6 \text{ V;} \\ \text{no load; } V_{\text{I}} = V_{\text{DD}} \text{ or } V_{\text{SS}}; \\ f_{\text{SCL}} = 100 \text{ kHz} \end{array}$	_	45	100	μA	
I <sub>stb</sub>	Standby current	Standby mode; $V_{DD}$ = 3.6 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$	_	25	100	μΑ	
V <sub>POR</sub>	Power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	—	1.6	2.1	V	
nput SCL; inp	put/output SDA						
V <sub>IL</sub>	LOW level input voltage		-0.5	—	0.3 V <sub>DD</sub>	V	
V <sub>IH</sub>	HIGH level input voltage		0.7 V <sub>DD</sub>	—	6	V	
la.	LOW level output current	V <sub>OL</sub> = 0.4 V	3	—	-	mA	
IOL		V <sub>OL</sub> = 0.6 V	6	—	—		
۱L	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	—	+1	μA	
Ci	Input capacitance	V <sub>I</sub> = V <sub>SS</sub>	—	20	21	pF	
Select inputs	A0 to A2 / RESET						
VIL	LOW level input voltage		-0.5	—	+0.3 V <sub>DD</sub>	V	
VIH	HIGH level input voltage		0.7 V <sub>DD</sub>	—	V <sub>DD</sub> + 0.5	V	
ILI	Input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	—	+1	μA	
Ci	Input capacitance	$V_I = V_{SS}$	—	2	5	pF	
Pass Gate							
Revi	Switch resistance	$V_{CC} = 3.67 \text{ V}, V_O = 0.4 \text{ V}, I_O = 15 \text{ mA}$	5	20	30	Ω	
R <sub>ON</sub>		$V_{CC}$ = 2.3 to 2.7 V, $V_O$ = 0.4V, $I_O$ = 10 mA	7	26	55	1 1	
V <sub>Pass</sub>		$V_{swin} = V_{DD} = 3.3 \text{ V}; I_{swout} = -100 \mu\text{A}$	—	2.2	-		
	Switch output voltage	$V_{swin} = V_{DD} = 3.0$ to 3.6 V; $I_{swout} = -100 \ \mu A$	1.6	—	2.8	v	
	Conton Output Voltage	$V_{swin} = V_{DD} = 2.5 \text{ V}; I_{swout} = -100 \ \mu\text{A}$	—	1.5	—		
		$V_{swin} = V_{DD} = 2.3$ to 2.7 V; $I_{swout} = -100 \ \mu A$	1.1	—	2.0		
۱ <sub>L</sub>	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	—	+1	μΑ	
Cio	Input/output capacitance	$V_{I} = V_{SS}$	_	3	5	pF	

#### DC CHARACTERISTICS

 $V_{DD}$  = 3.6 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified. (See page 9 for  $V_{DD}$  = 2.3 to 3.6 V)

SYMBOL	PARAMETER	TEST CONDITIONS		UNIT		
STWBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	
Supply	•	-				
V <sub>DD</sub>	Supply voltage		3.6	—	5.5	V
I <sub>DD</sub>	Supply current	Operating mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	_	575	600	μΑ
I <sub>stb</sub>	Standby current	Standby mode; $V_{DD}$ = 5.5 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$	_	250	300	μA
V <sub>POR</sub>	Power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	—	1.7	2.1	V
Input SCL; inp	out/output SDA	-		-		
VIL	LOW level input voltage		-0.5	—	0.3 V <sub>DD</sub>	V
VIH	HIGH level input voltage		0.7 V <sub>DD</sub>	—	6	V
le.	LOW level output current	V <sub>OL</sub> = 0.4 V	3	—	- 1	mA
I <sub>OL</sub>		V <sub>OL</sub> = 0.6 V	6	—	-	mA
IIL	LOW level input current	$V_{I} = V_{SS}$	-10	—	+10	μA
I <sub>IH</sub>	HIGH level input current	$V_I = V_{DD}$	—	—	100	μA
Ci	Input capacitance	$V_I = V_{SS}$	—	20	21	pF
Select inputs	A0 to A2 / RESET					
V <sub>IL</sub>	LOW level input voltage		-0.5	—	+0.3 V <sub>DD</sub>	V
VIH	HIGH level input voltage		0.7 V <sub>DD</sub>	-	V <sub>DD</sub> + 0.5	V
ILI	Input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	—	+50	μΑ
Ci	Input capacitance	$V_I = V_{SS}$	—	2	5	pF
Pass Gate						
R <sub>ON</sub>	Switch resistance	$V_{CC}$ = 4.5 to 5.5 V, $V_O$ = 0.4 V, $I_O$ = 15 mA	4	11	24	Ω
Ve	Switch output voltage	$V_{swin} = V_{DD} = 5.0 \text{ V}; I_{swout} = -100 \mu\text{A}$	—	3.5	—	V
V <sub>Pass</sub>	Conton Output Voltage	$V_{swin} = V_{DD} = 4.5$ to 5.5 V; $I_{swout} = -100 \ \mu A$	2.6	—	4.5	V
١L	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-10	—	+10	μΑ
C <sub>io</sub>	Input/output capacitance	$V_I = V_{SS}$	_	3	5	pF

SYMBOL	PARAMETER	STANDARD-MODE I <sup>2</sup> C-BUS		FAST-MODE I <sup>2</sup> C-BUS		UNIT
		MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Propagation delay from SDA to SD <sub>n</sub> or SCL to SC <sub>n</sub>	_	0.3 <sup>1</sup>	—	0.3 <sup>1</sup>	ns
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	_	1.3	_	μs
t <sub>HD;STA</sub>	Hold time (repeated) START condition After this period, the first clock pulse is generated	4.0	-	0.6	_	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	_	1.3	_	μs
tHIGH	HIGH period of the SCL clock	4.0	_	0.6	_	μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	4.7	_	0.6	_	μs
t <sub>SU;STO</sub>	Set-up time for STOP condition	4.0	_	0.6	—	μs
t <sub>HD;DAT</sub>	Data hold time	0 <sup>2</sup>	3.45	02	0.9	μs
t <sub>SU;DAT</sub>	Data set-up time	250	—	100	—	ns
t <sub>R</sub>	Rise time of both SDA and SCL signals	—	1000	$20 + 0.1 C_b^3$	300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals	-	300	$20 + 0.1 C_b^3$	300	μs
Cb	Capacitive load for each bus line	—	400	—	400	μs
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter	—	50	—	50	ns
t <sub>VD:DATL</sub>	Data valid (HL)	—	1	—	1	μs
t <sub>VD:DATH</sub>	Data valid (LH)	_	0.6	—	0.6	μs
t <sub>VD:ACK</sub>	Data valid Acknowledge	—	1	—	1	μs
RESET	-					
t <sub>WL(rst)</sub>	Pulse width low reset	4	—	4	—	ns
t <sub>rst</sub>	Reset time (SDA clear)	500	_	500	_	ns
t <sub>REC:STA</sub>	Recovery to Start	0	_	0	_	ns

NOTES:

Pass gate propagation delay is calculated from the 20 Ω typical R<sub>ON</sub> and the 15 pF load capacitance.
A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH<sub>min</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
C<sub>b</sub> = total capacitance of one bus line in pF.





Figure 13. Definition of timing on the I<sup>2</sup>C-bus


Product data





### PCA9548

SOT137-1



# BUS

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Philips

Semiconductors

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 © Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 02-02

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 09461

Let's make things better.



