

Data Sheet January 2000 File Number 4818

# 600V, SMPS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

The HGT1S3N60A4DS and the HGTP3N60A4D are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The IGBT used is the development type TA49327. The diode used in anti-parallel is the development type TA49369.

This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.


Formerly Developmental Type TA49329.

# **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HGT1S3N60A4DS	TO-263AB	3N60A4D
HGTP3N60A4D	TO-220AB	3N60A4D

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB in tape and reel, i.e., HGT1S3N60A4DS9A.

# Symbol




#### **Features**


- >100kHz Operation At 390V, 3A
- 200kHz Operation At 390V, 2.5A
- · 600V Switching SOA Capability
- Low Conduction Loss
- Temperature Compensating SABER™ Model www.intersil.com

## **Packaging**

#### JEDEC TO-263AB



#### **JEDEC TO-220AB**



INTE	RSIL CORPORAT	ION IGBT PRODU	JCT IS COVERED	BY ONE OR MO	RE OF THE FOLL	OWING U.S. PAT	ENTS
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

# HGT1S3N60A4DS, HGTP3N60A4D

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	HGT1S3N60A4DS HGTP3N60A4D	UNITS
	HG1F3N60A4D	UNITS
Collector to Emitter Voltage	600	V
Collector Current Continuous		
At $T_C = 25^{\circ}C$ $I_{C25}$	17	Α
At $T_C = 110^{\circ}C$ $I_{C110}$	8	Α
Collector Current Pulsed (Note 1)I <sub>CM</sub>	40	Α
Gate to Emitter Voltage Continuous	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T <sub>J</sub> = 150°C (Figure 2)	15A at 600V	
Power Dissipation Total at T <sub>C</sub> = 25°CP <sub>D</sub>	70	W
Power Dissipation Derating T <sub>C</sub> > 25°C	0.58	W/oC
Operating and Storage Junction Temperature RangeT <sub>J</sub> , T <sub>STG</sub>	-55 to 150	оС
Maximum Lead Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	οС
Package Body for 10s, See Tech Brief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. Pulse width limited by maximum junction temperature.

# Electrical Specifications $T_J = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV <sub>CES</sub>	I <sub>C</sub> = 250μA, V <sub>GE</sub> = 0V		600	-	-	V
Collector to Emitter Leakage Current	I <sub>CES</sub>	V <sub>CE</sub> = 600V	$T_J = 25^{\circ}C$	-	-	250	μΑ
			T <sub>J</sub> = 125 <sup>o</sup> C	-	-	3.0	mA
Collector to Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	$I_{C} = 3A,$ $T_{J} = 25^{\circ}C$		-	2.0	2.7	V
		V <sub>GE</sub> = 15V	$T_{J} = 125^{\circ}C$	-	1.6	2.2	V
Gate to Emitter Threshold Voltage	V <sub>GE(TH)</sub>	I <sub>C</sub> = 250μA, V <sub>CE</sub> = 600V		4.5	6.1	7.0	V
Gate to Emitter Leakage Current	I <sub>GES</sub>	V <sub>GE</sub> = ±20V		-	-	±250	nA
Switching SOA	SSOA	$T_J = 150^{0}C$ , $R_G = 50\Omega$ , $V_{GE} = 15V$ , $L = 200\mu H$ , $V_{CE} = 600V$		15	-	-	А
Gate to Emitter Plateau Voltage	V <sub>GEP</sub>	I <sub>C</sub> = 3A, V <sub>CE</sub> = 300V		-	8.8	-	V
On-State Gate Charge	Q <sub>g(ON)</sub>	I <sub>C</sub> = 3A, V <sub>GE</sub> = 15V		-	21	25	nC
		V <sub>CE</sub> = 300V	V <sub>GE</sub> = 20V	-	26	32	nC
Current Turn-On Delay Time	t <sub>d</sub> (ON)I	IGBT and Diode at T <sub>J</sub> = 25°C,		-	6	-	ns
Current Rise Time	t <sub>rl</sub>	$I_{CE} = 3A,$ $V_{CE} = 390V,$		-	11	-	ns
Current Turn-Off Delay Time	t <sub>d(OFF)I</sub>	$V_{GE} = 15V$ ,	$V_{GE} = 15V$ ,		73	-	ns
Current Fall Time	t <sub>fl</sub>	$R_G = 50\Omega$ , L = 1 mH, Test Circuit (Figure 24)		-	47	-	ns
Turn-On Energy (Note 2)	E <sub>ON1</sub>			-	37	-	μJ
Turn-On Energy (Note 2)	E <sub>ON2</sub>			-	55	70	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>			-	25	35	μJ

## HGT1S3N60A4DS, HGTP3N60A4D

Electrical Specifications  $T_J = 25^{\circ}C$ , Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Turn-On Delay Time	t <sub>d</sub> (ON)I	IGBT and Diode at T <sub>J</sub> = 125°C,	-	5.5	8	ns
Current Rise Time	t <sub>rl</sub>	$I_{CE} = 3A,$ $V_{CE} = 390V, V_{GE} = 15V,$	-	12	15	ns
Current Turn-Off Delay Time	t <sub>d(OFF)I</sub>	$R_G = 50\Omega$ ,	-	110	165	ns
Current Fall Time	t <sub>fl</sub>	L = 1mH, Test Circuit (Figure 24)	-	70	100	ns
Turn-On Energy (Note 2)	E <sub>ON1</sub>		-	37	-	μJ
Turn-On Energy (Note 2)	E <sub>ON2</sub>		-	90	100	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>		-	50	80	μJ
Diode Forward Voltage	V <sub>EC</sub>	I <sub>EC</sub> = 3A	-	2.25	-	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{EC} = 3A$ , $dI_{EC}/dt = 200A/\mu s$	-	29	-	ns
	$I_{EC} = 1A$ , $dI_{EC}/dt = 2b$		-	19	-	ns
Thermal Resistance Junction To Case	$R_{ heta JC}$	IGBT	-	-	1.8	oC/W
		Diode	-	-	3.5	oC/W

#### NOTES:

- 2. Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E<sub>ON1</sub> is the turn-on loss of the IGBT only. E<sub>ON2</sub> is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T<sub>J</sub> as the IGBT. The diode type is specified in Figure 24.
- 3. Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. DC COLLECTOR CURRENT vs CASE TEMPERATURE




FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA




FIGURE 3. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 9. TURN-ON DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 11. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 13. TRANSFER CHARACTERISTIC




FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 12. FALL TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 14. GATE CHARGE WAVEFORMS




FIGURE 15. TOTAL SWITCHING LOSS vs CASE TEMPERATURE




FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE




FIGURE 17. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 18. COLLECTOR TO EMITTER ON-STATE VOLTAGE
VS GATE TO EMITTER VOLTAGE




FIGURE 19. DIODE FORWARD CURRENT vs FORWARD VOLTAGE DROP





FIGURE 20. RECOVERY TIMES vs FORWARD CURRENT



200 V<sub>CE</sub> = 390V 160 125°C, I<sub>EC</sub> = 3A 125°C, I<sub>EC</sub> = 1.5A 120 125°C, I<sub>EC</sub> = 1.5A 12

FIGURE 21. RECOVERY TIMES VS RATE OF CHANGE OF CURRENT

FIGURE 22. STORED CHARGE VS RATE OF CHANGE OF CURRENT




FIGURE 23. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE

# Test Circuit and Waveforms




FIGURE 24. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 25. SWITCHING TEST WAVEFORMS

## Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD<sup>TM</sup> LD26" or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

## **Operating Frequency Information**


Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I\_CE) plots are possible using the information shown for a typical unit in Figures 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$ ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I}).$  Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(OFF)I}$  and  $t_{d(ON)I}$  are defined in Figure 25. Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JM}.\ t_{d(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2}).$  The allowable dissipation  $(P_D)$  is defined by  $P_D = (T_{JM} - T_C)/R_{\theta JC}.$  The sum of device switching and conduction losses must not exceed  $P_D.$  A 50% duty factor was used (Figure 3) and the conduction losses  $(P_C)$  are approximated by:  $P_C = (V_{CE} \times I_{CE})/2.$ 

 $E_{ON2}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 25.  $E_{ON2}$  is the integral of the instantaneous power loss (I\_CE x V\_CE) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss (I\_CE x V\_CE) during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e., the collector current equals zero (I\_CE = 0).

## TO-263AB SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE




MINIMUM PAD	SIZE RECOMMENDED FOR
SURFACE-M	OUNTED APPLICATIONS

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b <sub>1</sub>	0.045	0.055	1.15	1.39	4, 5
b <sub>2</sub>	0.310	-	7.88	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
Е	0.395	0.405	10.04	10.28	-
е	0.100 TYP		2.54 TYP		7
e <sub>1</sub>	0.200	BSC	5.08 BSC		7
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L <sub>1</sub>	0.090	0.110	2.29	2.79	4, 6
L <sub>2</sub>	0.050	0.070	1.27	1.77	3
L <sub>3</sub>	0.315	-	8.01	-	2


#### NOTES:

- These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
- 2.  $L_3$  and  $b_2$  dimensions established a minimum mounting surface for terminal 4.
- 3. Solder finish uncontrolled in this area.
- 4. Dimension (without solder).
- 5. Add typically 0.002 inches (0.05mm) for solder plating.
- 6. L<sub>1</sub> is the terminal length for soldering.
- 7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 11 dated 5-99.



#### TO-220AB

#### **3 LEAD JEDEC TO-220AB PLASTIC PACKAGE**



	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 3
С	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D <sub>1</sub>	-	0.160	-	4.06	-
Е	0.395	0.410	10.04	10.41	-
E <sub>1</sub>	-	0.030	-	0.76	-
е	0.100	0.100 TYP		2.54 TYP	
e <sub>1</sub>	0.200	BSC	5.08 BSC		5
H <sub>1</sub>	0.235	0.255	5.97	6.47	-
J <sub>1</sub>	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

#### NOTES:

- These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
- 2. Lead dimension and finish uncontrolled in  $L_1$ .
- 3. Lead dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder coating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 2 dated 7-97.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111

FAX: (32) 2.724.22.05

**ASIA** 

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029