FAIRCHILD

SEMICONDUCTOR

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

The 74F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

Features

- Serial-to-parallel converter
- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- 74F675A version prevents false clocking through CS or R/W inputs


April 1988

Revised August 1999

Ordering Code:

Order Number	Package Number	Package Description
74F675ASC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F675APC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
74F675ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



74F675A

nit Loading/Fa	it Loading/Fan Out							
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}					
SI	Serial Data Input	1.0/1.0	20 μA/–0.6 mA					
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA					
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/-0.6 mA					
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA					
R/W	Read/Write Input	1.0/1.0	20 µA/–0.6 mA					
SO	Serial Data Output	50/33.3	-1 mA/20 mA					
Q ₀ –Q ₁₅	Parallel Data Outputs	50/33.3	-1 mA/20 mA					

Functional Description

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select (\overline{CS}), Read/Write (R/ \overline{W}) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (\overline{SHCP}). In the Shift Right mode, data enters D₀ from the Serial Input (SI) pin and exits from Q₁₅ via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either $\overline{\text{CS}}$ or R/W is HIGH. With $\overline{\text{CS}}$ and R/W both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, \overline{SHCP} should be in the LOW state during a LOW-to-HIGH transition of \overline{CS} . To prevent false clocking of the storage register, \underline{STCP} should be LOW during a HIGH-to-LOW transition of \overline{CS} if $R\overline{W}$ is LOW, and should also be LOW during a HIGH-to-LOW transition of R/W if \overline{CS} is LOW.

Shift Register Operations Table

	Contro	Operating		
CS	R/W	Mode		
Н	Х	Х	Х	Hold
L	L	~	Х	Shift Right
L	н	\sim	L	Shift Right
L	Н	\sim	Н	Parallel Load,
				No Shifting


Storage Register Operations Table

	Inputs	Operating	
CS	R/W	STCP	Mode
Н	Х	Х	Hold
L	н	Х	Hold
L	L	~	Parallel Load

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

- = HIGH-to-LOW Transition
- = LOW-to-HIGH Transition



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

-65°C to +150°C $-55^{\circ}C$ to $+125^{\circ}C$ $-55^{\circ}C$ to $+150^{\circ}C$ -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V 74F675A

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	5% V _{CC}	2.7			, i		$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage	1070 400			0.0	, i		10L - 20 m/r	
I _{IH}	Input HIGH				5.0	μA	Max	V _{IN} = 2.7V	
	Current				5.0	μΛ	IVIAA	v _{IN} = 2.7 v	
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAA	VIN - 7.0V	
I _{CEX}	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$	
	_eakage Current				50	μΛ	IVIAA	VOUT - VCC	
V _{ID}	Input Leakage		4.75			v	0.0	I _{ID} = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current				5.75	μΛ	0.0	All Other Pins Grounded	
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
l _{os}	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{CCH}	Power Supply Current			106	160	mA	Max	V _O = HIGH	
ICCL	Power Supply Current			106	160	mA	Max	$V_{O} = LOW$	

DC Electrical Characteristics

Symbol		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
	Parameter						
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	130		85		MHz
t _{PLH}	Propagation Delay	3.0	8.0	10.5	2.5	12.0	
t _{PHL}	STCP to Q _n	3.0	10.5	13.5	2.5	15.0	ns
+	Propagation Delay	4.0	7.0	9.5	3.5	10.5	ns
t _{PLH}							

AC Operating Requirements

		T _A = +:	T _A = +25°C					
Symbol	Parameter	V _{CC} = -	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$			
		Min	Max	Min Max		1		
t _S (H)	Setup Time, HIGH or LOW	3.5		4.0				
t _S (L)	CS or R/W to STCP	5.5		6.5		ns		
t _H (H)	Hold Time, HIGH or LOW	0		0		115		
t _H (L)	CS or R/W to STCP	0		0				
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5				
t _S (L)	SI to SHCP	3.0		3.5		ns		
t _H (H)	Hold Time, HIGH or LOW	3.0		3.5		115		
t _H (L)	SI to SHCP	3.0		3.5				
t _S (H)	Setup Time, HIGH or LOW	6.5		7.5				
t _S (L)	R/W to SHCP	9.0		10.0		ns		
t _H (H)	Hold Time, HIGH or LOW	0		0		115		
t _H (L)	R/W to SHCP	0		0				
t _S (H)	Setup Time, HIGH or LOW	7.0		8.0				
t _S (L)	STCP to SHCP	7.0		8.0		ns		
t _H (H)	Hold Time, HIGH or LOW	0		0		115		
t _H (L)	STCP to SHCP	0		0				
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5				
t _S (L)	CS to SHCP	3.0		3.5		ns		
t _H (H)	Hold Time, HIGH or LOW	3.0		3.5		115		
t _H (L)	CS to SHCP	3.0		3.5				
t _W (H)	SHCP Pulse Width	5.0		6.0				
t _W (L)	HIGH or LOW	5.0		6.0				
t _W (H)	STCP Pulse Width	6.0		7.0		ns		
t _W (L)	HIGH or LOW	5.0		6.0				
t _S (L)	SHCP to STCP	8.0		9.0		ns		
t _H (H)	SHCP to STCP	0.0		0.0		ns		



74F675A

