Document Title

16M x 8 Bit , 8M x 16 Bit NAND Flash Memory

Revision History

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial issue.	Apr. 15th 2002	Advance
1.0	TBGA PKG Dimension Change 48-Ball, 6.0mm x 8.5mm> 63-Ball, 9.0mm x 11.0mm	Sep. 5th 2002	Advance
2.0	 1.A3 Pin assignment of TBGA Package is changed.(Page 4) (before) NC> (after) Vss 2. Add the Rp vs tr, tf & Rp vs ibusy graph for 1.8V device (Page 32) 3. Add the data protection Vcc guidence for 1.8V device - below about 1.1V. (Page 33) 	Dec.10th 2002	Preliminary
2.1	The min. Vcc value 1.8V devices is changed.	Mar. 6th 2003	
	K9F28XXQ0C : Vcc 1.65V~1.95V> 1.70V~1.95V		
2.2	Pb-free Package is added. K9F2808U0C-FCB0,FIB0	Mar. 13rd 2003	
	K9F2808Q0C-HCB0,HIB0		
	K9F2816U0C-HCB0,HIB0		
	K9F2816U0C-PCB0,PIB0		
	K9F2816Q0C-HCB0,HIB0		
	K9F2808U0C-HCB0,HIB0		
	K9F2808U0C-PCB0,PIB0		
2.3	Some AC parameters are changed(K9F28XXQ0C). tWC tWH tWP tRC tREH tRP tREA tCEA	Mar. 26th 2003	
	Before 45 15 25 50 15 25 30 45		
	After 60 20 40 60 20 40 40 55		
		May. 24th 2003	
2.4	1. New definition of the number of invalid blocks is added.		
	(Minimum 502 valid blocks are guaranteed for each contiguous 64Mb		
	memory space) 2. Note is added.		
	(VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for		
	durations of 20 ns or less.)	Oct. 10th 2003	
2.5	 K9F2808U(Q)0C-DC(I)B0,K9F2816U(Q)0C-DC(I)B0 is deleted. tWC is changed. 45ns(Before)> 50ns(After) Minimum valid block number is changed. 1004(Before)> 1009(After) 		

Note : For more detailed features and specifications including FAQ, please refer to Samsung's Flash web site. http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets.htm

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



16M x 8 Bit / 8M x 16 Bit NAND Flash Memory

PRODUCT LIST

Part Number	Vcc Range	Organization	PKG Type	
K9F2808U0C-Y,P		X8	TSOP1	
K9F2808U0C-V,F	2.7 ~ 3.6V	7.0	WSOP1	
K9F2816U0C-Y,P		X16	TSOP1	

FEATURES

- Voltage Supply : 2.7 ~ 3.6 V
- Organization
- Memory Cell Array
- X8 device(K9F2808U0C) : (16M + 512K)bit x 8bit
- X16 device(K9F2816U0C) : (8M + 256K)bit x 16bit
- Data Register
- X8 device(K9F2808U0C) : (512 + 16)bit x 8bit
- X16 device(K9F2816U0C) : (256 + 8)bit x16bit
- Automatic Program and Erase
- Page Program
- X8 device(K9F2808U0C) : (512 + 16)Byte
- X16 device(K9F2816U0C) : (256 + 8)Word
- Block Erase :
- X8 device(K9F2808U0C) : (16K + 512)Byte
- X16 device(K9F2816U0C) : (8K + 256)Word
- Page Read Operation
- Page Size
- X8 device(K9F2808U0C) : (512 + 16)Byte
- X16 device(K9F2816U0C) : (256 + 8)Word
- Random Access : 10µs(Max.)
- Serial Page Access : 50ns(Min.)

- Fast Write Cycle Time
 - Program time : 200µs(Typ.)
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- Endurance : 100K Program/Erase Cycles - Data Retention : 10 Years
- Command Register Operation
- Unique ID for Copyright Protection
- Package
- K9F28XXU0C-YCB0/YIB0
- 48 Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9F28XXU0C-PCB0/PIB0
- 48 Pin TSOP I (12 x 20 / 0.5 mm pitch) Pb-free Package
- K9F2808U0C-VCB0/VIB0
- 48 Pin WSOP I (12X17X0.7mm)
- K9F2808U0C-FCB0/FIB0
- 48 Pin WSOP I (12X17X0.7mm) Pb-free Package
- * K9F2808U0C-V/F(WSOPI) is the same device as K9F2808U0C-Y/P(TSOP1) except package type.

GENERAL DESCRIPTION

Offered in 16Mx8bit or 8Mx16bit, the K9F28XXU0C is 128M bit with spare 4M bit capacity. The device is offered in 3.3V Vcc. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 200µs on the 528-byte(X8 device) or 264-word(X16 device) page and an erase operation can be performed in typical 2ms on a 16K-byte(X8 device) or 8K-word(X16 device) block. Data in the page can be read out at 50ns cycle time per word(X8 device) or word(X16 device). The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9F28XXU0C's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.

The K9F28XXU0C is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.




PIN CONFIGURATION (TSOP1)



PACKAGE DIMENSIONS


48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)



SAMSUNG ELECTRONICS


PIN CONFIGURATION (WSOP1)

K9F2808U0C-VCB0,FCB0/VIB0,FIB0



PACKAGE DIMENSIONS

48-PIN LEAD/LEAD FREE PLASTIC VERY VERY THIN SMALL OUT-LINE PACKAGE TYPE (I)





PIN DESCRIPTION

Pin Name	Pin Function
I/O0 ~ I/O7 (K9F2808U0C) I/O0 ~ I/O15 (K9F2816U0C)	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled. I/O8 ~ I/O15 are used only in X16 organization device. Since command input and address input are x8 oper- ation, I/O8 ~ I/O15 are not used to input command & address. I/O8 ~ I/O15 are used only for data input and output.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of \overline{WE} with ALE high.
CE	CHIP ENABLE The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE control during read operation, refer to ' Page read' section of Device operation.
RE	READ ENABLE The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
WP	WRITE PROTECT The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
R <i>I</i> B	READY/BUSY OUTPUT The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
να	OUTPUT BUFFER POWER Vccq is the power supply for Output Buffer. Vccq is internally connected to Vcc, thus should be biased to Vcc.
Vcc	POWER Vcc is the power supply for device.
Vss	GROUND
N.C	NO CONNECTION Lead is not internally connected.
GND	GND INPUT FOR ENABLING SPARE AREA To do sequential read mode including spare area , connect this input pin to Vss or set to static low state or to do sequential read mode excluding spare area , connect this input pin to Vcc or set to static high state.
DNU	DO NOT USE Leave it disconnected.

NOTE :

Connect all Vcc and Vsspins of each device to common power supply outputs.

Do not leave VCC or VSS disconnected.



(Page Address)

L*

A23






Figure 1-1. K9F2808U0C (X8) FUNCTIONAL BLOCK DIAGRAM





A21

A22

NOTE : Column Address : Starting Address of the Register.

A18

00h Command(Read) : Defines the starting address of the 1st half of the register.

01h Command(Read) : Defines the starting address of the 2nd half of the register.

A20

* A 8 is set to "Low" or "High" by the 00h or 01h Command.

* The device ignores any additional input of address cycles than reguired.

A19

* L must be set to "Low".

A17



3rd Cycle





Figure 1-2. K9F2816U0C (X16) FUNCTIONAL BLOCK DIAGRAM

Figure 2-2. K9F2816U0C (X16) ARRAY ORGANIZATION



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	I/O8 to 15	
1st Cycle	Ao	A1	A2	Аз	A4	A5	A6	A7	L*	Column Address
2nd Cycle	A9	A10	A11	A12	A 13	A14	A15	A16	L*	Row Address
3rd Cycle	A17	A18	A19	A20	A21	A22	L*	L*	L*	(Page Address)

NOTE: Column Address : Starting Address of the Register.

* L must be set to "Low".

* The device ignores any additional input of address cycles than reguired.



PRODUCT INTRODUCTION

The K9F28XXU0C is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 528(X8 device) or 264(X16 device) columns. Spare eight columns are located from column address of 512~527(X8 device) or 256~263(X16 device). A 528-byte(X8 device) or 264-word(X16 device) data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of two NAND structured strings. A NAND structure consists of 16 cells. Total 135168 NAND cells reside in a block. The array organization is shown in Figure 2-1,2-2. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 1024 separately erasable 16K-Byte(X8 device) or 8K-Word(X16 device) blocks. It indicates that the bit by bit erase operation is prohibited on the K9F28XXU0C.

The K9F28XXU0C has addresses multiplexed into 8 I/Os(X16 device case : lower 8 I/Os). K9F2816U0C allows sixteen bit wide data transport into and out of page registers. This scheme dramatically reduces pin counts while providing high performance and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset command, Read command, Status Read command, etc require just one cycle bus. Some other commands like Page Program and Block Erase, require two cycles: one cycle for setup and the other cycle for execution. The 16K-byte(X8 device) or 32K-word(X16 device) physical space requires 24 addresses(X8 device) or 23 addresses(X16 device), thereby requiring three cycles for word-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9F28XXU0C.

The device includes one block sized OTP(One Time Programmable), which can be used to increase system security or to provide identification capabilities. Detailed information can be obtained by contact with Samsung.

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy		
Read 1	00h/01h ⁽¹⁾	-			
Read 2	50h	-			
Read ID	90h	-			
Reset	FFh	-	0		
Page Program	80h	10h			
Block Erase	60h	D0h			
Read Status	70h	-	0		

Table 1. COMMAND SETS

NOTE: 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on 2nd half of register by the 01h command, start pointer is automatically moved to

1st half register(00h) on the next cycle.

Caution : Any undefined command inputs are prohibited except for above command set of Table 1.



FLASH MEMORY

ABSOLUTE MAXIMUM RATINGS

Par	ameter	Symbol	Rating	Unit	
		Vin/out	-0.6 to + 4.6		
Voltage on any pin relativ	e to Vss	Vcc	-0.6 to + 4.6	V	
		Vccq	-0.6 to + 4.6		
T , 11 1 D	K9F28XXU0C-XCB0	Touro	-10 to +125	°C	
Temperature Under Bias	K9F28XXU0C-XIB0	TBIAS	-40 to +125		
0	K9F28XXU0C-XCB0	Tana		00	
Storage Temperature	K9F28XXU0C-XIB0	Тѕтс	-65 to +150	°C	
Short Circuit Current		los	5	mA	

NOTE :

Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is Vcc,+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, K9F28XXU0C-XCB0 :TA=0 to 70°C, K9F28XXU0C-XIB0:TA=-40 to 85°C)

Parameter	Symbol	K9	Unit		
Falameter	Symbol	Min	Тур.	Max	onn
Supply Voltage	Vcc	2.7	3.3	3.6	V
Supply Voltage	Vccq	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

I	Parameter		Symbol Test Conditions		Тур	Max	Unit	
Operat- ing	Sequential Read	Icc1	tRC=50ns,	-	10	20		
Current	Program	Icc2	-	-	10	20	mA	
	Erase	Icc3	-	-	10	20		
Stand-by	Current(TTL)	ISB1	CE=VIH, WP=0V/Vcc	-	-	1		
Stand-by	Stand-by Current(CMOS)		d-by Current(CMOS) ISB2 CE=Vcc-0.2, WP=0V/Vcc		-	10	50	
Input Lea	Input Leakage Current		VIN=0 to Vcc(max)	-	-	±10	μΑ	
Output Le	eakage Current	Ilo	VOUT=0 to Vcc(max)	-	-	±10		
Input Hig	nput High Voltage Viн∗		I/O pins	2.0	-	VccQ+0.3		
input Hig			Except I/O pins	2.0	-	Vcc+0.3		
Input Low	Input Low Voltage, All inputs		ıt Low Voltage, All inputs VIL∗ -		-0.3	-	0.8	V
Output H	Output High Voltage Level		ıtput High Voltage Level Voн Ioн⊨-400µA		2.4	-	-	
Output Lo	Output Low Voltage Level		lol=2.1mA	-	-	0.4		
Output Lo	ow Current(R/B)	IOL(R/B)	Vol=0.4V	8	10	-	mA	

NOTE : VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.



FLASH MEMORY

VALID BLOCK

Parameter	Symbol	Min	Тур.	Мах	Unit
Valid Block Number	Nvв	1004	-	1024	Blocks

NOTE :

1. The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks. 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block, does not require Error Correction up to 1K program/erase

cycles.

3. Minimum 502 valid blocks are guaranteed for each contiguous 64Mb memory space.

AC TEST CONDITION

(K9F28XXU0C-XCB0 :TA=0 to 70°C, K9F28XXU0C-XIB0:TA=-40 to 85°C K9F28XXU0C : Vcc=2.7V~3.6V unless otherwise noted)

Parameter	K9F28XXU0C
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load (VccQ:3.0V +/-10%)	1 TTL GATE and CL=50pF
Output Load (VccQ:3.3V +/-10%)	1 TTL GATE and CL=100pF

CAPACITANCE(TA=25°C, Vcc=3.3V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	CI/O	VIL=0V	-	10	pF
Input Capacitance	CIN	Vin=0V	-	10	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	GND	WP	Mode		
Н	L	L	l L	Н	Х	Х	Read Mode	Command Input	
L	Н	L		Н	Х	Х	ittead mode	Address Input(3clock)	
Н	L	L	╶∟ſ	н	Х	Н	Write Mode	Command Input	
L	Н	L	⁻_ ſ	Н	Х	Н	white mode	Address Input(3clock)	
L	L	L	⁻_ ſ	Н	L	Н	Data Input		
L	L	L	Н	Ę	L	Х	Data Output		
L	L	L	Н	Н	L	Х	During Read(Bus	y) on K9F2808U0C_Y,P or K9F2808U0C_V,F	
х	х	х	х	н	L	х	During Read(Busy) on the devices except K9F2808U0C_Y,P and K9F2808U0C_V,F		
Х	Х	Х	Х	Х	L	Н	During Program(Busy)	
Х	Х	Х	Х	Х	Х	Н	During Erase(Busy)		
Х	X ⁽¹⁾	Х	х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V	0V/Vcc(2)	Stand-by		

NOTE : 1. X can be VL or VIH.

2. WP should be biased to CMOS high or CMOS low for standby.

Program/Erase Characteristics

Parameter		Symbol	Min	Тур	Max	Unit
Program Time		tPROG	-	200	500	μs
Number of Partial Program Cycles	Main Array	Nop	-	-	2	cycles
in the Same Page	Spare Array			-	3	cycles
Block Erase Time		tBERS	-	2	3	ms



•	-	-		
Parameter	Symbol	K9F28	08U0C	Unit
CLE Set-up Time	tCLS	0	-	ns
CLE Hold Time	t CLH	10	-	ns
CE Setup Time	tCS	0	-	ns
CE Hold Time	tCH	10	-	ns
WE Pulse Width	tWP	25	-	ns
ALE Setup Time	tALS	0	-	ns
ALE Hold Time	tALH	10	-	ns
Data Setup Time	tDS	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	tWC	50	-	ns
WE High Hold Time	twн	15	-	ns

AC Timing Characteristics for Command / Address / Data Input

NOTE : 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.

AC Characteristics for Operation

Parameter		Symbol	K9F	2808U0C	Unit
Data Transfer from	n Cell to Register	tR	-	10	μs
ALE to RE Delay		tAR	10	-	ns
CLE to RE Delay		tCLR	10	-	ns
Ready to RE Low		trr	20	-	ns
RE Pulse Width		tRP	25	-	ns
WE High to Busy		tWB	-	100	ns
Read Cycle Time		tRC	50	-	ns
CE Access Time		tCEA	-	45	ns
RE Access Time		trea	-	30	ns
RE High to Output	RE High to Output Hi-Z		-	30	ns
CE High to Output Hi-Z		tCHZ	-	20	ns
RE or CE High to Output hold		tон	15	-	ns
RE High Hold Time		treh	15	-	ns
Output Hi-Z to RE	Low	tIR	0	-	ns
WE High to RE Lo	w	twhr	60	-	ns
Device Resetting	Device Resetting Time(Read/Program/Erase)		-	5/10/500(1)	μs
	Last RE High to Busy (at sequential read)	tRB	-	100	ns
K9F2808U0C- Y,P,V,F only	CE High to Ready(in case of inter- ception by CE at read)	tCRY	-	50 +tr(R/ B) ⁽³⁾	ns
	CE High Hold Time(at the last serial read) ⁽²⁾	tСЕН	100	-	ns

NOTE: 1. If reset command(FFh) is written at <u>Ready</u> state, the device goes into Busy for maximum 5us.
2. To break the sequential read cycle, <u>CE</u> must be held high for longer time than tCEH.
3. The time to Ready depends on the value of the pull-up resistor tied R/B pin.



FLASH MEMORY

NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction up to 1K program/erase cycles.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte(X8 device) or 1st & 6th word(X16 device) in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh(X8 device) or non-FFFFh(X16 device) data at the column address of 517(X8 device) or 256 and 261(X16 device). Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the original invalid block information is prohibited.




Figure 3. Flow chart to create invalid block table.



NAND Flash Technical Notes (Continued)

Error in write or read operation


Within its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence	
	Erase Failure	Status Read after Erase> Block Replacement	
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction	
Read	Single Bit Failure	Verify ECC -> ECC Correction	

<u>ECC</u>

: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection


Program Flow Chart






NAND Flash Technical Notes (Continued)


Erase Flow Chart





 (\bigstar) : If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



* Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

* Step2

Copy the nth page data of the Block ' A' in the buffer memory to the nth page of another free block. (Block ' B') * Step3 $\,$

Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block ' B' . * Step4

Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



FLASH MEMORY

Pointer Operation of K9F2808U0C(X8)

Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power_Up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written.

Table 2. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h	256 ~ 511 byte	2nd half array(B)
50h	512 ~ 527 byte	spare array(C)





Figure 4. Block Diagram of Pointer Operation

(1) Command input sequence for programming 'A' area





Pointer Operation of K9F2816U0C(X16)

Samsung NAND Flash has two address pointer commands as a substitute for the most significant column address. '00h' command sets the pointer to 'A' area(0~255word), and '50h' command sets the pointer to 'B' area(256~263word). With these commands, the starting column address can be set to any of a whole page(0~263word). '00h' or '50h' is sustained until another address pointer command is inputted. To program data starting from 'A' or 'B' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary.

Table 3. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 word	main array(A)
50h	256 ~ 263 word	spare array(B)





Figure 5. Block Diagram of Pointer Operation


(1) Command input sequence for programming 'A' area



' A' ,' B' area can be programmed. It depends on how many data are inputted.

'00h' command can be omitted.

(2) Command input sequence for programming 'B' area



Only ' B' area can be programmed.

'50h' command can be omitted.



System Interface Using \overline{CE} don't-care.

For an easier system interface, CE may be inactive during the data-loading or sequential data-reading as shown below. The internal 528byte(x8 device), 264word(x16 device) page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating CE during the data-loading and reading would provide significant savings in power consumption.




Figure 6. Program Operation with \overline{CE} don't-care.




FLASH MEMORY


Device	I/O	DATA
Device	I/Ox	Data In/Out
K9F2808U0C(X8 device)	I/O 0 ~ I/O 7	~528byte
K9F2816U0C(X16 device)	I/O 0 ~ I/O 15 ¹⁾	~264word

NOTE: 1. I/O8~15 must be set to "0" during command or address input. I/O8~15 are used only for data bus.

Command Latch Cycle




Address Latch Cycle






FLASH MEMORY

Input Data Latch Cycle




Serial access Cycle after Read(CLE=L, WE=H, ALE=L)




NOTES : Transition is measured ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.



Status Read Cycle



READ1 OPERATION (READ ONE PAGE)




X8 device : m=528 , Read CMD = 00h or 01h X16 device : m=264 , Read CMD = 00h

NOTES : 1) is only valid on K9F2808U0C_Y,P or K9F2808U0C_V,F



FLASH MEMORY





Selected Row M Address X8 device : A₀~A₃ are Valid Address & A₄~A₇ are Don't care X16 device : A0~A2 are Valid Address & A3~A7 are "L" n X8 device : n = 512, m = 16 X16 device : n = 256, m = 8 Start address M



SEQUENTIAL ROW READ OPERATION


(only for K9F2808U0C-Y,P and K9F2808U0C-V,F valid wihin a block)








BLOCK ERASE OPERATION (ERASE ONE BLOCK)





MANUFACTURE & DEVICE ID READ OPERATION



Device	Device Code*
K9F2808U0C	73h
K9F2816U0C	XX53h



DEVICE OPERATION

PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operations are available : random read, serial page read.

The random read mode is enabled when the page address is changed. The 528 bytes(X8 device) or 264 words(X16 device) of data within the selected page are transferred to the data registers in less than 10 μ s(tR). The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing RE. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address[column 511/527(X8 device) 255 /263(X16 device) depending on the state of GND input pin]. The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of 512 ~527 bytes(X8 device) or 256~263 words(X16 device) may be selectively accessed by writing the Read2 command with GND input pin low. Addresses Ao-A3(X8 device) or Ao-A2(X16 device) set the starting address of the spare area while addresses A4~A7 are ignored in X8 device caseor A3-A7 must be "L" in X16 device case. The Read1 command is needed to move the pointer back to the

Sequential Row Read is available only on K9F2808U0C_Y,P or K9F2808U0C_V,F :

main area. Figures 8, 9 show typical sequence and timings for each read operation.

After the data of last column address is clocked out, the next page is automatically selected for sequential row read. Waiting $10\mu s$ again allows reading the selected page. The sequential row read operation is terminated by bringing \overline{CE} high. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare sixteen bytes of each page may be sequentially read. The Sequential Read 1 and 2 operation is allowed only within a block and after the last page of a block is readout, the sequential read operation must be terminated by bringing \overline{CE} high. When the page address moves onto the next block, read command and address must be given. Figures 8-1, 9-1 show typical sequence and timings for sequential row read operation.




Figure 8. Read1 Operation

NOTE: 1) After data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array (00h) at next cycle. 01h command is only available on X8 device(K9F2808X0C).



FLASH MEMORY

Figure 9. Read2 Operation





Figure 8-1. Sequential Row Read1 Operation

(only for K9F2808U0C-Y,P and K9F2808U0C-V,F valid wihin a block)






FLASH MEMORY

Figure 9-1. Sequential Row Read2 Operation (GND Input=Fixed Low)

(only for K9F2808U0C-Y,P and K9F2808U0C-V,F valid wihin a block)






FLASH MEMORY

PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte/word or consecutive bytes/words up to 528(X8 device) or 264(X16 device), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes (X8 device) or 264 words (X16 device) of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The words other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 10). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 10. Program Operation






BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A 14 to A₂₃ is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{\text{WE}}$ after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 11 details the sequence.

Figure 11. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.


I/O #	Status	Definition
I/O 0	Program / Erase	"0" : Successful Program / Erase
1/0 0	riogram / Erase	"1" : Error in Program / Erase
I/O 1		"0"
I/O 2		"0"
I/O 3	Reserved for Future Use	"0"
I/O 4		"0"
I/O 5		"0"
I/O 6	Device Operation	"0" : Busy "1" : Ready
I/O 7	Write Protect	"0" : Protected "1" : Not Protected
I/O 8~15	Not use	Don' t care


Table4. Read Status Register Definition



READ ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 12 shows the operation sequence.





RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when \overline{WP} is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The RB pin transitions to low for tRST after the Reset command is written. Refer to Figure 13 below.

Figure 13. RESET Operation





Table5. Device Status

	After Power-up	After Reset	
Operation Mode	Read 1	Waiting for next command	



READY/BUSY

The device has a $R\overline{B}$ output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. Because pull-up resistor value is related to tr($R\overline{B}$) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 14). Its value can be determined by the following guidance.



$$Rp(min, 3.3V part) = \frac{VCC(Max.) - VOL(Max.)}{IOL + \Sigma IL} = \frac{3.2V}{8mA + \Sigma IL}$$

where IL is the sum of the input currents of all devices tied to the $R\overline{B}$ pin.

Rp(max) is determined by maximum permissible limit of tr



Data Protection & Power up sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V(3.3V device). WP pin provides hardware protection and is recommended to be kept at V ILduring power-up and power-down and recovery time of minimum $10\mu s$ is required before internal circuit gets ready for any command sequences as shown in Figure 15. The two step command sequence for program/erase provides additional software protection.

Figure 15. AC Waveforms for Power Transition

