TOSHIBA TC9323F

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


# T C 9 3 2 3 F

#### SINGLE-CHIP DTS MICROCONTROLLER (DTS-20)

The TC9323F is a 4-bit CMOS microcontroller for singlechip digital tuning systems, containing prescalers operating at frequencies up to 150MHz, a PLL, and an LCD driver.

The CPU provides 4-bit parallel addition and subtraction instructions (such as AI and SI), logic operation instructions (such as OR and AN), and multi-bit judgment and comparison instructions (such as TM and SL), plus timebase functions.

The package is an 80-pin miniflat package, with a large number of I/O ports and key input ports that are controlled by a powerful I/O instructions (IN1 to 3, OUT1 to 3).



Weight: 1.57g (Typ.)

Other numerous features that recommend the TC9323F for use digital tuning systems include interrupt handling facilities, a buzzer, 6-bit A/D and D/A converters, a serial interface, and an IF counter.

#### **FEATURES**


- 4-bit microcontroller for single-chip digital tuning systems
- Operating supply voltage  $V_{DD} = 4.5$  to 5.5V, operating temperature range  $T_{a} = -40$  to 85°C, CMOS structure for low-power consumption
- Built-in prescalers (1/2 fixed divider +2 modular prescalers : fmax≥ 150MHz)
- Data memory (RAM), easing port backups
- Program memory (ROM): 16 bits x 12,288 steps Data memory : 4 bits × 1,024 words

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


TOSHIBA TC9323F

- Powerful repertoire of 57 different instructions (all single-word instructions)
- Instruction execution time :  $1.78\mu s$  (connected to a 4.5MHz crystal oscillator) and  $3.56\mu s$  (MVGS and DAL instructions only)
- Numerous addition and subtraction instructions (4 different addition instructions and another 4 different subtraction instructions)
- Powerful complex decision instructions (TMTR, TMFR, TMT, TMF, TMTN, TMFN)
- Instruction for transmitting data between addresses on the same row address (MVSR)
- Register-to-register indirect transfer instructions (MVGD, MVGS)
- 16 powerful general registers (located in RAM)
- Stack level: 8
- Program memory (ROM) free from page and field concepts, allowing unrestricted branches within 12,288 steps (JUMP instruction)
- Free reference to the 16-bit contents of any address in 1,024 steps in program memory (ROM)
- Built-in 20-bit general-purpose IF counter, counting intermediate frequencies over each band to detect broadcasting stations during auto-tuning
- Independent frequency input pins (FM<sub>IN</sub>, AM<sub>IN</sub>) for FM and AM, and two phase comparator outputs (DO1, DO2)
- Program-selectable 11 different reference frequencies
- Program-selectable between pulse swallow and direct demultiplication methods to suit reception bands
- IF correction over the FM band (IF offset internal port)
- Built-in powerful serial interface facilities
- Powerful I/O instructions (IN1 to 3, OUT1 to 3)
- Input-only ports (K0 to K3) dedicated to key inputs
- 59 I/O ports (including 28 that are programmable as input or output bit by bit, and 31 output-only ports). Programming allows IF<sub>IN1/2</sub> and DO2 to used as IN1/2 (input-only ports) and OUT2 (output-only port), respectively. OT1-OT21 ports are build in the increment function for external memory access.
- Built-in interrupt handling facilities implemented by 2 external interrupt input pins, an 8-bit timer, and a serial interface
- Dedicated interrupt instructions (RNI, EI, DI)
- Instruction-set backup mode (CPU operation, crystal oscillation only, oscillation stop)
- Built-in 2Hz timer F/F and 10/100/500Hz interval pulse output (timebase internal support)
- PLL lock detection (PLL lock detection internal port)
- Built-in buzzer output circuit selectable from combinations of four different output modes and eight different frequencies
- Built-in 7-channel 6-bit A/D converter and 1-channel 6-bit D/A converter
- OTP product : TC93P23F

#### **PIN ASSIGNMENT**



#### **BLOCK DIAGRAM**



#### **DESCRIPTION OF PIN FUNCTION**

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
1~21	OT1	General- purpose outputs	21-bit output ports. These ports are built-in the increment function. These ports are able to use as the address signal for external memory.	VDD ✓
22~33	P5-0 { P7-3	General- purpose I/O ports	12-bit (P5-0~P7-3) I/O ports. I/O designation for every bit can be made for these ports.	Input Instruction
34~37	K0~K3	Key input ports	Key matrix input 4-bit input ports, which permit maximum data input of $4 \times 8 = 32$ keys in combination with the key return timing outputs (KR0 to KR7).  A pull-down resistor is built in.  A key matrix can also be composed in combination with the key timing output ports (T0 to T7).	V <sub>DD</sub>
38~45	T0~T7	Key timing output ports	Key matrix timing signal output ports. A load resistor is built in N-ch to form a key matrix, saving a matrix diode when push keys are connected to these ports.	SON THE CONTRACT OF THE CONTRA
46~49	P1-0~P1-3	I/O ports 1	4-bit I/O ports.  Programmable as input or output bit by bit.	VDD VDD

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
50~57	P2-0 / ADIN1 / DAOUT P2-1 / ADIN2 / P2-3 / ADIN4 P3-0 / ADIN5 / P3-2 / ADIN7 P3-3 / DCREF	I/O port 2/A/D analog voltage input/D/A analog voltage output  I/O port 2/A/D analog voltage input  I/O port 3/A/D analog voltage input  I/O port 3/ reference voltage input	8-bit I/O ports. Programmable as input or output bit by bit. Pins P2-0 to P3-2 serve as analog I/O to and from the built-in 6-bit A/D or D/A converter. Running on a principle of software-controlled successive approximation, the built-in A/D converter permits required pins to be programmed as A/D or D/A analog I/O bit by bit. P3-3 is programmable as reference voltage input. Further, a reference voltage can be derived from the internal power supply (VDD). The D/A converter generates an analog voltage through an operational amplifier by sharing the circuit used by the A/D converter for generating a comparative voltage. When the D/A converter is used concurrently with the A/D converter, its output is set in a high-impedance state by programming at A/D conversion to use it on a time-division basis. An analog voltage holding capacitor must be connected to the D/A output pins at this time.  The A/D and D/A converters and all these controls are implemented by programming.	To A/D or D/A converter Input instruction
58~61	P4-0 / SI P4-1 / SO P4-0 / SCK P4-3	I/O port 4 /Serial data input /Serial data output /Serial clock I/O I/O port 4	4-bit I/O ports. Programmable as input or output bit by bit. Pins P4-0 to P4-2 serve as I/O to and from the serial interface circuit (SIO). SIO produces serial output of 4- or 8-bit data on the SI pin at edges of the clock on the SCK pin. The serial operation clock (SCK) is selectable between internal and external and between leading and trailing shifts. The SO pin can be switched to serial input (SI) to facilitate the jobs of controlling various LSIs and communicating between controllers. All inputs to SIO contain a Schmidt circuit. SIO and all its controls are programmable.	Input instruction

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
62	OUT1/BUZR	General-purpose port / Buzzer output	1-bit output port, which serves as built-in buzzer output. Buzzer output can be used to produce an acknowledgment tone at key operation or in the tuning scan mode or an alarm beep. The kind of buzzer is selectable from combinations of four different output modes and eight different frequencies.	VDD VDD
63	MUTE	Muting output port	1-bit output port. Normally, it is used as muting control signal output. The internal MUTE bit can be set to 1 by using changes in the I/O port "1" input. MUTE bit output logic change and PLL phase difference output are possible.	V <sup>V</sup> DD →
64 65	INTR1 INTR2	External interrupt inputs	External interrupt input pins, which can be used, for example, as remote control signal input. Programmable as general-purpose input ports.	o———
66	TEST	Test mode control input	Test mode control input pin. A "H" on this pin enables the test mode. A "L" enables a normal operation. It is normally used at the low level or in an NC state (with a built-in pulldown resistor).	V <sub>DD</sub>

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
67	HOLD	Hold mode control input	Input pin to select or clear the hold state. Normally, it is used as radio mode selection signal input or battery detection signal input. The hold state is divided into the clock stop mode (crystal oscillation stop) and the wait mode (CPU stop). This setting is entered by executing the CKSTP or WAIT instruction. When the CKSTP instruction is executed, the hold state is requested or cleared depending on the status of the internal MODE bit. When the MODE bit is "0" (MODE-0), the CPU stops and enters the memory backup state if the CKSTP instruction is executed while there is a low on the HOLD pin. When the MODE bit is "1" (MODE-1), the CPU enters the memory backup state if the CKSTP instruction is executed, regardless of whether the HOLD pin is high or low. This state is cleared when a low to high transition occurs on the HOLD pin in MODE-0 or when a change in the input to the HOLD pin occurs in MODE-1.  The hold state that has been set by executing the WAIT instruction is cleared by a change in the input to the HOLD pin.  In the memory backup state, all output pins (including display output and output ports) enters a low level automatically for lower-power dissipation (1µA or lower).	V <sub>DD</sub>

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
68 69	IF <sub>IN1</sub> / IN1 IF <sub>IN2</sub> / IN2	IF signal inputs / Input ports	IF signal inputs to an IF counter that counts occurrences of the FM or AM band IF signal to detect an auto-stop. With input frequencies of 0.3 to 12MHz (0.2V <sub>p-p</sub> min), the IF signal input pins contain an input amplifier, operating with a C-coupling low amplitude. The 20-bit IF counter offers a choice of four gating times – 1, 4, 16, and 64ms. The 20-bit data can be directly loaded into memory. Programming allows these input pins to be used as input ports (IN ports). The input pins receive CMOS input when used as IN ports.	R <sub>fIN</sub> V <sub>DD</sub>
70 71	DO1 DO2/OUT2	Phase comparator output  Phase comparator output / Output port	PLL phase comparator output pins. Tristate output. If the divider output of the programmable counter is higher than the reference frequency, a high is output; if lower, a low is output; and if equal, the pins enter a high-impedance state. As DO1 and DO2 are output in parallel, a filter constant can be optimized for each of the FM or AM bands. Further, programming allows the DO2 pin to be set in a high-impedance state or to be used as an output port (OUT2). Thus, using the two pins of DO1 and DO2 helps improve the lockup time or allows effective pin utilization.	V <sub>DD</sub> V <sub>DD</sub>

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
75	V <sub>DD</sub>	Power input pins	Power input pins, to which V <sub>DD</sub> = 4.5 to 5.5 is input. In the memory backup state (CKSTP instruction executed), the supply voltage can be reduced to 2.0V. The CPU can be stopped if the supply voltage falls to 2.6V or below to prevent it from malfunctioning (stop mode). The CPU restarts when the supply voltage rises above 3.5V. To enable the stop mode, set all the four bits of the internal test ports to 1. Set all to 0 to disable the stop mode (Initial condition).	o V <sub>DD</sub>
72 80	GND		The entry of the CPU into the stop mode can be determined by referencing the STOP F/F bit. Initialize the CPU or correct the clock by programming as needed. When the input voltage to this pin rises from 0V to above 4.5V, a device system reset occurs, causing the program to start running at address 0 (power-on reset). (Note)  Limit the device supply voltage rise duration to a range of 10 to 100ms to allow a power-on reset action to take place.	O GND
73	FMIN	FM local oscillator signal input	Programmable counter input pin for the FM band. Program-selectable between the 1/2 pulse swallow method (FMH mode) and the pulse swallow method (FML mode). In the FM mode, the input pin receives local oscillator output (VCO output) in a range of 10 to 150MHz (0.2V <sub>p-p</sub> min). It contains an input amplifier, operating with a C-coupling low amplitude. (Note)  In the PLL off mode or when AMIN input is set, the input is pulled down.	RfIN VDD

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
74	AMIN	AM local oscillator signal input	Programmable counter input pin for the AM band. Program-selectable between the pulse swallow method (HF mode) and the direct dividing method (LF mode). The input pin receives local oscillator output (VCO output) in a range of 0.5 to 60MHz (0.2V <sub>p-p</sub> min) in the HF mode or that in a range of 0.5 to 20MHz (0.2V <sub>p-p</sub> min) in the LF mode. (Note)  In the PLL off mode or when FM <sub>IN</sub> input is set, the input is pulled down.	R <sub>fin</sub> V <sub>DD</sub>
76	RESET	Reset input	Device system reset signal input pin. A reset occurs while a low exists on RESET. A low to high transition on RESET causes the program to start running at address 0. Since a system reset will normally occur when the input voltage to VDD rises from 0V to above 4.5V (power-on reset), keep a "H" on this pin.	V <sub>DD</sub>
77	X <sub>OUT</sub>		Crystal oscillator pins. Connect a reference 4.5MHz crystal oscillator to the	O ROUT  XOUT RFXT
78	78 X <sub>IN</sub> Crystal oscillator pins	X <sub>IN</sub> and X <sub>OUT</sub> pins. Oscillation stops while the CKSTP instruction is being executed. The V <sub>XT</sub> pin is a crystal oscillator power	X <sub>II</sub> V	
79		supply. Connect a stabilization capacitor (0.47 $\mu$ F standard) to it.		

#### **MAXIMUM RATINGS** ( $Ta = 25^{\circ}C$ )

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	$V_{DD}$	-0.3~6.0	٧
Input Voltage	VIN	$-0.3 \sim V_{DD} + 0.3$	<b>V</b>
Power Consumption	PD	400	mW
Operating Temperature	T <sub>opr</sub>	<b>- 40∼85</b>	°C
Storage Temperature	T <sub>stg</sub>	<b>- 65∼150</b>	°C

# **ELECTRICAL CHARACTERISTICS** (Ta = -40 to $85^{\circ}$ C, $V_{DD} = 4.5$ to 5.5V, unless otherwise specified)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Range Of Operating Supply Voltage	V <sub>DD1</sub>	_	PLL, CPU operation	4.5	~	5.5	
Range Of Operating Supply Voltage	V <sub>DD2</sub>		PLL stop, CPU operation	3.5	~	5.5	V
Range Of Memory Retention Voltage	V <sub>HD</sub>	_	Crystal oscillation stopped (when the CKSTP instruction is executed)	2.0	~	5.5	
	I <sub>DD1</sub>	_	Normal operation, no output load, $V_{DD} = 5V$ , $T_{a} = 25^{\circ}C$ $FM_{IN} = 150MHz$ input	_	8.0	20	
Operating Supply Current	l <sub>DD2</sub>	_	Only CPU running, V <sub>DD</sub> = 5V, Ta = 25°C (PLL off, display lit)		1	2	mA
Current	I <sub>DD3</sub>	_	Standby mode, V <sub>DD</sub> = 5V, Ta = 25°C (PLL off, crystal oscillation only)	1	0.2	0.4	
Memory Retention Current	lHD	_	Crystal oscillation stopped (when the CKSTP instruction is executed)	_	0.1	10	μΑ
Crystal Oscillation Frequency	fXT		V <sub>DD</sub> = 4.5~5.5V	_	4.5	_	MHz

### Programmable Counter and IF Counter Operating Frequency Ranges

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
FMIN	fFM	_	$V_{DD} = 4.5 \sim 5.5V$ $V_{IN} = 0.2V_{p-p}$ input	10	~	150	
AM <sub>IN</sub> (HF mode)	fHF	_	$V_{DD} = 4.5 \sim 5.5V$ $V_{IN} = 0.2V_{p-p}$ input	0.5	~	60	MHz
AM <sub>IN</sub> (LF mode)	fLF	_	$V_{DD} = 4.5 \sim 5.5V$ $V_{IN} = 0.2V_{p-p}$ input	0.5	~	20	IVITZ
IF <sub>IN1</sub> , IF <sub>IN2</sub>	f <sub>IF</sub>	_	$V_{DD} = 4.5 \sim 5.5V$ $V_{IN} = 0.2V_{p-p}$ input	0.3	~	12	

### Programmable Counter and IF Counter Input Amplitude Ranges

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
FMIN	f <sub>FM</sub>	_	$f_{IN} = 10$ to 150MHz input $V_{DD} = 4.5 \sim 5.5 V$	0.2	~	V <sub>DD</sub> - 0.5	
AM <sub>IN</sub> (HF mode)	fHF	_	$f_{IN} = 0.5 \text{ to } 60MHz \text{ input}$ $V_{DD} = 4.5 \sim 5.5V$	0.2	~	V <sub>DD</sub> - 0.5	\ ,
AM <sub>IN</sub> (LF mode)	f <sub>LF</sub>	_	$f_{IN} = 0.5$ to 20MHz input $V_{DD} = 4.5 \sim 5.5 V$	0.2	~	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
IF <sub>IN1</sub> , IF <sub>IN2</sub>	f <sub>IF</sub>	_	$f_{IN} = 0.3$ to 12MHz input $V_{DD} = 4.5 \sim 5.5 V$	0.2	~	V <sub>DD</sub> - 0.5	

#### General-Purpose Outputs (OT1 to OT21)

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output	"H" Level	I <sub>OH2</sub>	_	$V_{LCD} = 5V, V_{OH} = 4.5V$	- 0.5	- 1.0	_	m A
Current	"L" Level	l <sub>OL2</sub>	_	$V_{LCD} = 5V, V_{OH} = 0.5V$	0.5	1.0		mA

### Key Input Ports (K0 to K3)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input	"H" Level	V <sub>IH1</sub>	_	1	∨ <sub>DD</sub> ×0.6	~	$V_{DD}$	\ V
	"L" Level	V <sub>IL1</sub>	_	_	0	~	V <sub>DD</sub> × 0.2	V
Input Pulldo Resistance	wn	R <sub>IN1</sub>	_	-	50	100	200	kΩ

### Key Return Output Input Ports (T0 to T7)

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Current	"H" Level	lOH1	_	$V_{DD} = 5V, V_{OH} = 4.5V$	- 1.0	- 2.0	_	mA
N-ch Load R	esistance	l <sub>Ll</sub>	_	$V_{DD} = 5V$ , $V_{IH} = 5V$ , $V_{IL} = 0V$	50	100	200	kΩ

### **HOLD** Input Port

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Leak Current		ILI	_	$V_{DD} = 5V$ , $V_{IH} = 5V$ , $V_{IL} = 0V$	_	_	± 1.0	$\mu$ A
Input Voltage	"H" Level	V <sub>IH3</sub>	_	_	V <sub>DD</sub> ×0.8	~	V <sub>DD</sub>	V
	"L" Level	V <sub>IL3</sub>	_	_	0	~	V <sub>DD</sub> ×0.4	V

## A/D Converter (AD $_{IN1}$ to AD $_{IN7}$ , DC-REF)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Analog Input Voltage Range	V <sub>AD</sub>	_	ADIN to ADIN7	0	~	V <sub>DD</sub>	V
Analog Reference Voltage Range	V <sub>REF</sub>	_	DC-REF	2.0	~	V <sub>DD</sub>	٧
Resolution	V <sub>RES</sub>	_	_	_	6	_	bit
Overall Conversion Error	_	_	_	_	± 2.0	±3.0	LSB
Analog Input Leak Current	ILI	_	$V_{DD} = 5V, V_{IH} = 5V, V_{IL} = 0V$ (AD <sub>IN</sub> to AD <sub>IN7</sub> )	_	_	± 1.0	$\mu$ A
Analog Reference Input Current	IREF	_	$V_{DD} = 5V$ , $V_{IH} = 5V$ (DC-REF)	_	0.5	1.0	mA
Analog Output Voltage Range	V <sub>DA0</sub>	_	DA OUT	0	_	V <sub>DD</sub> - 1.0	٧
Analog Output Voltage Fluctuation	$V_{DA}$	_	$I_{DA} = \pm 100 \mu A, V_{DD} = 5V,$ Ta = 25°C	_	± 50	± 100	mV

### DO1, DO2, MUTE, OUT1 and OUT2 Outputs

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output	"H" Level	IOH1	_	$V_{DD} = 5V, V_{OH} = 4.5V$	<b>–</b> 1.0	- 2.0	_	mΑ
Current	"L" Level	<sup>I</sup> OL1	_	$V_{DD} = 5V, V_{OL} = 0.5V$	1.0	2.0	_	mA
Output Off Current	Leak	lTL	_	$V_{DD} = 5V$ , $V_{TLH} = 5V$ , $V_{TLL} = 0V$ (DO1, DO2)	_	_	± 1.0	μΑ

#### General-Purpose I/O Ports (P1-0 to P4-3)

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output	"H" Level	I <sub>OH1</sub>	_	$V_{DD} = 5V, V_{OH} = 4.5V$	<b>–</b> 1.0	- 2.0		mΑ
Current	"L" Level	lOL1	_	$V_{DD} = 5V, V_{OH} = 0.5V$	1.0	2.0	_	IIIA
Input Leak (	Current	lTL	_	V <sub>DD</sub> = 5V, V <sub>TLH</sub> = 5V, V <sub>TLL</sub> = 0V (DO1, DO2)			± 1.0	μΑ
Input "H" Leve		V <sub>IH2</sub>	_		V <sub>DD</sub> ×0.7	?	V <sub>DD</sub>	\ \
Voltage	"L" Level	V <sub>IL2</sub>		_	0	~	V <sub>DD</sub> × 0.3	<b>,</b>

#### General-Purpose I/O Ports (P5-0 to P7-3)

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output	"H" Level	I <sub>OH1</sub>	_	$V_{DD} = 5V, V_{OH} = 4.5V$	- 0.5	- 1.0	_	mΑ
Current	"L" Level	lOL1	_	$V_{DD} = 5V, V_{OL} = 0.5V$	0.5	1.0	_	IIIA
Input Leak (	Current	l <sub>Ll</sub>	_	$V_{DD} = 5V$ , $V_{IH} = 5V$ , $V_{IL} = 0V$	_	_	± 1.0	μΑ
Input	"H" Level	V <sub>IH2</sub>	_	1	V <sub>DD</sub> ×0.7	~	V <sub>DD</sub>	V
Voltage	"L" Level	V <sub>IL2</sub>	_	_	0	~	V <sub>DD</sub> ×0.3	V

### IN1, IN2, RESET, INTR1 and INTR2 Input Ports


CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Input Leak Current		l <sub>LI</sub>	_	$V_{DD} = 5V$ , $V_{IH} = 5V$ , $V_{IL} = 0V$	_	_	± 1.0	$\mu$ A	
Input Voltage	"H" Level	V <sub>IH2</sub>	_	_	V <sub>DD</sub> ×0.7	?	V <sub>DD</sub>	٧	
	"L" Level	V <sub>IL2</sub>	_	_	0	~	V <sub>DD</sub> × 0.3	V	

#### Others

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Pulldown	R <sub>IN2</sub>	_	(TEST)	25	50	100	$\mathbf{k}Ω$
Resistance	R <sub>IN3</sub>	_	(FM <sub>IN</sub> , AM <sub>IN</sub> )	7.5	15	30	K77
X <sub>IN</sub> Amplifier Feedback Resistance	$Rf_{XT}$	_	(X <sub>IN</sub> -X <sub>OUT</sub> )	0.5	1.0	2.0	МΩ
Input Amplifier Feedback Resistance	Rf <sub>IN</sub>	_	(FM <sub>IN</sub> , AM <sub>IN</sub> , IF <sub>IN1</sub> , IF <sub>IN2</sub> )	250	500	1000	kΩ

#### **PACKAGE DIMENSIONS**

QFP80-P-1420-0.80A Unit: mm



Weight: 1.57g (Typ.)