Philips Components

Document No.	853-0651
ECN No.	99799
Date of Issue	June 14, 1990
Status	Product Specification
FCI Products	

10116 Line Receiver

Triple Differential Line Receiver

FEATURES

- Typical propagation delay: 2.4ns
- Typical supply current (-IFF): 17mA

DESCRIPTION

The 10116 is a Triple Differential Line Receiver with low-impedance emitter-follower complementary outputs.


Intended primarily to receive data from twisted-pair lines, this device is also suitable for minicomputers, testing and instrumentation. It can also be used as a sense amplifier for MOS RAMs as a MOS-to-ECL interface circuit; as a high-speed comparator and having an internal reference supply voltage (VBB) output, it can operate as a Schmitt Trigger.

One input from any unused amplifier in a package must be tied to V_{BB}

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Plastic DIP	10116N
16-Pin Ceramic DIP	10116F
16-Pin SO	10116D


PIN CONFIGURATION




PIN DESCRIPTION

PINS	DESCRIPTION
$\overline{D}_0, \overline{D}_2, \overline{D}_4; \\ D_1, D_3, D_5$	Data Inputs
V _{BB}	Reference Bias Voltage Output
Q ₁ , Q ₃ , Q ₅	Data Outputs (OR)
Q ₀ , Q ₂ , Q ₄	Data Outputs (NOR)

LOGIC DIAGRAM



SIMPLIFIED SCHEMATIC



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		LIMITS	UNIT	
VEE	Supply voltage		-8.0	V	
V _{IN}	Input voltage (V _{IN} should never be more neg	ative than V _{EE})	0 to V _{EE}	V	
lo	Output source current (continuous)		-50	mA	
Ts	Storage temperature range		-55 to +150	°c	
T, M	Maximum junction temperature	Ceramic Package	+165	°c	
		Plastic Package	+150	°C	

NOTE:

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS				
			MIN.	NOM.	MAX.	UNIT
V _{CC1} , V _{CC2}	Circuit ground		0	0	0	٧
V _{EE}	Supply voltage (negative)			-5.2		٧
		T _A = -30°C			-890	mV
V _{iH}	High level input voltage	T _A = +25°C			-810	mV
		T _A = +85°C			-700	mV
	High level input threshold voltage	T _A = -30°C	-1205			mV
V _{IHT}		T _A = +25°C	-1105			mV
		T _A = +85°C	-1035			mV
	Low level input threshold voltage	T _A = -30°C			-1500	mV
V _{ILT}		T _A = +25°C			-1475	m∨
		T _A = +85°C			-1440	mV
	Low level input voltage	T _A = -30°C	-1890			mV
V _{IL}		T _A = +25°C	1850			mV
		T _A = +85°C	-1825	1		mV
TA	Operating ambient temperature range	-30	+25	+85	°C	

NOTE:

When operating at other than the specified V_{EE} voltage (-5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = ground$, $V_{EE} = -5.2V \pm 0.010V$, $T_A = -30^{\circ}C$ to +85°C output loading 50Ω to $-2.0V \pm 0.010V$ unless otherwise specified 1.3

			TEST				
SYMBOL	PARAMETER	CONDITIONS ²			TYP.	MAX.	UNIT
		T _A = -30°C	For Q_n outputs, apply V_{ILMIN} to each inverting input, one at a time, w/ V_{IHMAX} applied to all other	1060		-890	mV
V_{OH}	High level output voltage	T _A = +25°C	inverting inputs and V _{BB} applied to all non⊸inverting inputs. For Q _n outputs, apply V _{IHMAX} to each	-960		-810	mV
		T _A = +85°C	inverting input, one at a time, with $V_{\rm ILMIN}$ applied to all other inverting inputs and V_{BB} applied to all non-inverting inputs. ⁴	-890		-700	m۷
		T _A = -30°C	For Q_n outputs, apply V_{ILT} to each inverting input, one at a time, w/ V_{IHMAX} applied to all other	-1080			mV
V_{OHT}	High level output threshold voltage	T _A = +25°C	inverting inputs and V _{BB} applied to all non-inverting inputs. For \overline{Q}_n outputs, apply V_{iHT} to each inverting	-980			mV
		T _A = +85°C	input, one at a time, with V _{ILMIN} applied to all other inverting inputs and V _{BB} applied to all non-inverting inputs. ⁴	-910			mV
		T _A = -30°C	For Q _n outputs, apply V _{IHT} to each inverting input, one at a time, w/ V _{ILMIN} applied to all other inverting			-1655	mV
V _{OLT}	Low level output threshold voltage	T _A = +25°C	inputs and V_{BB} applied to all non–inverting inputs. For $\overline{\Omega}_n$ outputs, apply V_{ILT} to each inverting			-1630	mV
		T _A = +85°C	input, one at a time, with V _{IHMAX} applied to all other inverting inputs and V _{BB} applied to all non-inverting inputs.4			-1595	mV
V _{OL} Low level output voltage		T _A = -30°C	For Q _n outputs, apply V _{IHMAX} to each inverting input, one at a time, w/ V _{ILMIN} applied to all other	-1890		-1675	mV
	T _A = +25°C	inverting inputs and V _{BB} applied to all non–inverting inputs. For Q _n outputs, apply V _{ILMIN} to each	-1850		-1650	mV	
	T _A = +85°C	inverting input, one at a time, with V _{IHMAX} applied to all other inverting inputs and V _{BB} applied to all non-inverting inputs. ⁴	-1825		-1615	mV	
		T _A = -30°C	Apply V _{IHMAX} to each inverting input under test, one at a time, w/ V _{ILMIN} applied to all other inverting			150	μА
I _{IH}	High level input current	T _A = +25°C	inputs and V _{BB} applied to all non-inverting inputs. Apply V _{IHMAX} to each non-inverting input under test,			95	μА
	T _A = +85°C	one at a time, with V _{ILMIN} applied to all other non— inverting inputs and V _{BB} applied to all inverting inputs. ⁴			95	μА	
		T _A = -30°C	Apply V _{ILMIN} to all inverting			23	mA
-lee	V _{EE} supply current	T _A = +25°C	inputs. Apply V _{BB} to all		17	21	mA
		T _A = +85°C	non-inverting inputs.			23	mA
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	High level output voltage compensation				0.016		V/V
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	Low level output voltage compensation		T _A = +25°C		0.250		V/V
$\frac{\Delta V_{BB}}{\Delta V_{EE}}$	Reference bias voltage compensation	1			0.148		V/V
		T _A = -30°C	All inverting or all non-inverting	-1420		-1280	mV
V_{BB}	Reference voltage	T _A = +25°C	input pins are tied to the V _{BB} pin	-1350	-1290	-1230	mV
		T _A = +85°C	during measurement.	-1295		-1150	mV
		T _A = -30°C	Apply V _{EE} to each inverting input under test, one at			1.5	μΑ
-Ісво	Input leakage current	T _A = +25°C	a time, w/ V _{ILMIN} applied to all other inverting inputs			1.0	μА
		T _A = +85°C	and V _{BB} applied to all non-inverting inputs.4			1.0	μΑ

See notes on following page.

NOTES:

 The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.

- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.
- 3. The specified limits shown in the DC Electrical Characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC Operating Conditions table.

4. Refer to DC Test Circuit.


AC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = ground$, $V_{EE} = -5.2V \pm 0.010V$

SYMBOL	PARAMETER	TEST CONDITION	LIMITS							
			T _A = -30°C		T _A = +25°C			T _A = +85°C		UNIT
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	1
tբլн tբнլ	Propagation delay D _n to Q _n	Waveform 1	1.00 1.00	3.10 3.10	1.00 1.00	2.00 2.00	2.90 2.90	1.00 1.00	3.30 3.30	ns ns
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n		1.00 1.00	3.10 3.10	1.00 1.00	2.00 2.00	2.90 2.90	1.00 1.00	3.30 3.30	ns ns
t _{TLH} t _{THL}	Transition time 20% to 80%, 80% to 20%		1.10	3.60 3.60	1.10 1.10	2.00 2.00	3.30 3.30	1.10	3.70 3.70	ns ns


NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

AC WAVEFORMS



AC TEST CIRCUIT



DC TEST CIRCUIT

