

512 Kilobit (64K x 8) SuperFlash MTP

SST27SF512, SST27VF512



Preliminary Specifications

FEATURES:

- **5.0-Volt Read Operation for 27SF512**
- **2.7-Volt Read Operation for 27VF512**
- **Superior Reliability**
 - Endurance: Minimum 1000 Cycles
 - Greater than 100 years Data Retention
- **Low Power Consumption**
 - Active Current: 20 mA (typical) for 5V and 10mA (typical) for 2.7V
 - Standby Current: 10 μ A (typical) for both 27SF512 and 27VF512
- **Fast Access Time**
 - 5.0-Volt Read - 55 and 70
 - 2.7-Volt Read - 120 and 150 ns
- **Fast Programming Operation**
 - 20 μ s per byte
 - 1.4 second for the entire chip
- **Features Electrical Erase**
 - Does Not Require UV Source
 - Chip Erase Time: 100 ms
- **TTL I/O Compatibility**
- **JEDEC Standard Byte-wide EPROM Pinouts**
- **12V Power Supply for Programming/Erase**
- **Packages Available**
 - 32-Pin PLCC
 - 28 Pin Plastic DIP
 - 28 Pin TSOP

PRODUCT DESCRIPTION

The 27SF512/27VF512 are 64K x 8 CMOS, many-time programmable (MTP) low cost flash, manufactured with SST's proprietary, high performance SuperFlash technology. The split gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The 27SF512/27VF512 can be electrically erased and programmed at least 1000 times using an external programmer. The 27SF512/27VF512 have to be erased prior to programming. The 27SF512/27VF512 conform to JEDEC standard pinouts for byte-wide memories.

Featuring high performance byte programming, the 27SF512/27VF512 provide a byte-program time of 20 μ s. The entire memory can be programmed byte by byte in 1.4 seconds. Designed, manufactured, and tested for a wide spectrum of applications, the 27SF512/27VF512 are offered with an endurance of 1000 cycles. Data retention is rated at greater than 100 years.

The 27SF512/27VF512 are suited for applications that require infrequent writes and low power nonvolatile storage. The 27SF512/27VF512 will improve flexibility, efficiency, and performance while matching the low cost in nonvolatile applications that currently use UV-EPROMs, OTPs, and mask ROMs.

To meet surface mount and conventional through hole requirements, the 27SF512/27VF512 are offered in 32-pin PLCC, 28-pin PDIP and 28-pin TSOP packages. See Figures 1 and 2 for pinouts.

Device Operation

The 27SF512/27VF512 are low cost flash solutions that can be used to replace existing UV-EPROM, OTP, and mask ROM sockets. They are functionally (read and program) and pin compatible with industry standard EPROM products. In addition to EPROM functionality, the device also supports Electrical Erase operation via an external programmer. The 27SF512/27VF512 do not require a UV source to erase, and therefore the packages do not have a window.

Read

The Read operation of the 27SF512/27VF512 are controlled by CE# and OE#. Both CE# and OE# have to be low for the system to obtain data from the outputs. Once the address is stable, the address access time is equal to the delay from CE# to output (T_{CE}). Data is available at the output after a delay of T_{OE} from the falling edge of OE#, assuming that CE# pin has been low and the addresses have been stable for at least $T_{CE} - T_{OE}$. When the CE# pin is high, the chip is deselected and a typical standby current of 10 μ A is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high.

Programming operation

The 27SF512/27VF512 are usually programmed by using an external programmer. The programming mode is activated by asserting 12V ($\pm 5\%$) on OE#/Vpp pin, $V_{CC} = 5V \pm 5\%$, and V_{IL} on CE# pin. The device is programmed



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

byte by byte with the desired data at the desired address using a single pulse (CE# pin low) of 20 μ s. Using the MTP programming algorithm, the byte programming process continues byte by byte until the entire chip (64 Kbytes) has been programmed.

Chip Erase Operation

The only way to change a data from a "0" to "1" is by electrical erase that changes every bit in the device to "1". Unlike traditional EPROMs, which use UV light to do the chip erase, the 27SF512/27VF512 use an electrical chip erase operation. This saves a significant amount of time (about 30 minutes for each erase operation compared with UV erase). The entire chip can be erased in a single pulse of 100 ms (CE# pin low). In order to activate the erase mode, the 12V ($\pm 5\%$) is applied to OE#/V_{PP} and A₉ pins, V_{CC} = 5V $\pm 5\%$, and V_{IL} on CE# pin. All other address and data pins are "don't care". The falling edge of CE# will start the Chip Erase operation. Once the chip has been erased, all bytes must be verified for FF. Refer to figure 8 for the flow chart.

The 27SF512/27VF512 can also be reprogrammed in the system. This requires the availability of 12V for OE#/V_{PP} to program and an additional 12V for address A₉ to erase.


Product Identification Mode

The product identification mode identifies the device as the 27SF512 or 27VF512 and manufacturer as SST. This mode may be accessed by the hardware method. To activate this mode, the programming equipment must force V_H (12V $\pm 5\%$) on address A₉ with V_{PP} pin at 5V $\pm 10\%$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀. For details, see Table 3 for hardware operation.

TABLE 1: PRODUCT IDENTIFICATION TABLE

	Byte	Data
Manufacturer's Code	0000 H	BF H
27SF512 Device Code	0001 H	A4 H
27VF512 Device Code	0001 H	C4 H

320 PGM T1.0





512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications




FIGURE 1: PIN ASSIGNMENTS FOR 28-PIN TSOP PACKAGES




FIGURE 2: PIN ASSIGNMENTS FOR 28-PIN PLASTIC DIPs AND 32-LEAD PLCCs

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A ₁₅ -A ₀	Address Inputs	To provide memory addresses
DQ ₇ -DQ ₀	Data Input/Output	To output data during read cycles and receive input data during program cycle, the outputs are in tri-state when OE# or CE# is high
CE#	Chip Enable	To activate the device when CE# is low
OE#/V _{PP}	Output Enable/V _{PP}	To gate the data output buffers during read operation and high voltage pin (12V±5%) during chip erase and programming operation
V _{CC}	Power Supply	To provide 5-volt supply (±10%) for the 27SF512 and 3-volt supply (2.7-3.6 V) for the 27VF512
V _{SS}	Ground	
NC	No Connection	Unconnected pins

320 PGM T2.0



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#/V _{PP}	A ₉	DQ	Address
Read	V _{IL}	V _{IL}	A _{IN}	D _{OUT}	A _{IN}
Output Disable	V _{IL}	V _{IH}	X	High Z	X
Program	V _{IL}	V _{PPH}	A _{IN}	D _{IN}	A _{IN}
Standby	V _{IH}	X	X	High Z	X
Chip Erase	V _{IL}	V _{PPH}	V _H	High Z	X
Program/Erase Inhibit	V _{IH}	V _{PPH}	X	High Z	X
Product Identification	V _{IL}	V _{IL}	V _H	Manufacturer Code (BF) Device Code (A4 for 27SF512, C4 for 27VF512)	A ₁₅ - A ₁ = V _{IL} , A ₀ = V _{IL} A ₁₅ - A ₁ = V _{IL} , A ₀ = V _{IH}

Note: X = V_{IL} or V_{IH}
V_{PPH} = 12V±5%, V_H = 12V±5%

320 PGM T3.0

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V _{CC} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to V _{CC} + 1.0V
Voltage on A ₉ and V _{PP} Pin to Ground Potential	-0.5V to 14.0V
Package Power Dissipation Capability (T _A = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ⁽¹⁾	100 mA

Note: ⁽¹⁾ Outputs shorted for no more than one second. No more than one output shorted at a time.

27SF512 OPERATING RANGE

Range	Ambient Temp	V _{CC}
Commercial	0°C to +70°C	5V±10%
Industrial	-40°C to +85°C	5V±10%

AC CONDITIONS OF TEST

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and C _L = 100 pF
See Figures 6 and 7	

27VF512 OPERATING RANGE

Range	Ambient Temp	V _{CC}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and C _L = 100 pF
See Figures 6 and 7	



512 Kilobit SuperFlash MTP

SST27SF512, SST27VF512

Preliminary Specifications

TABLE 4: 27SF512 READ MODE DC OPERATING CHARACTERISTICS

$V_{CC} = 5 V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$ (Commercial) or $-40^\circ C$ to $+85^\circ C$ (Industrial)

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I _{CC}	V _{CC} Read Current		30	mA	CE# = OE# = V _{IL} all I/Os open, Address Input = V _{IL} /V _{IH} at f = 1/T _{RC} Min, V _{CC} = V _{CC} Max
I _{PPR}	V _{PP} Read Current		100	μA	CE# = OE# = V _{IL} , all I/Os open, Address Input = V _{IL} /V _{IH} at f = 1/T _{RC} Min, V _{CC} = V _{CC} Max, V _{pp} = V _{CC}
I _{SB1}	Standby V _{CC} Current (TTL input)		3	mA	CE# = OE# = V _{IH} , V _{CC} = V _{CC} Max
I _{SB2}	Standby V _{CC} Current (CMOS input)		50	μA	CE# = OE# = V _{CC} - 0.3V, V _{CC} = V _{CC} Max.
I _{LI}	Input Leakage Current		1	μA	V _{IN} = GND to V _{CC} , V _{CC} = V _{CC} Max
I _{LO}	Output Leakage Current		10	μA	V _{OUT} = GND to V _{CC} , V _{CC} = V _{CC} Max
V _{IL}	Input Low Voltage		0.8	V	V _{CC} = V _{CC} Max
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	V _{CC} = V _{CC} Max
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 2.1 mA, V _{CC} = V _{CC} Min
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400μA, V _{CC} = V _{CC} Min
I _H	Supervoltage Current for A ₉		100	μA	CE# = OE# = V _{IL} , A ₉ = V _H Max.

320 PGM T4.1

TABLE 5: 27VF512 READ MODE DC OPERATING CHARACTERISTICS

$V_{CC} = 2.7\text{-}3.6V$, $T_A = 0^\circ C$ to $70^\circ C$ (Commercial) or $-40^\circ C$ to $+85^\circ C$ (Industrial)

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I _{CC}	V _{CC} Read Current		12	mA	CE# = OE# = V _{IL} all I/Os open, Address input = V _{IL} /V _{IH} at f = 1/T _{RC} Min., V _{CC} = V _{CC} Max
I _{PPR}	V _{PP} Read Current		100	μA	CE# = OE# = V _{IL} , all I/Os open, Address Input = V _{IL} /V _{IH} at f = 1/T _{RC} Min, V _{CC} = V _{CC} Max, V _{pp} = V _{CC}
I _{SB1}	Standby V _{CC} Current (TTL input)		1	mA	CE# = OE# = V _{IH} , V _{CC} = V _{CC} Max.
I _{SB2}	Standby V _{CC} Current (CMOS input)		15	μA	CE# = OE# = V _{CC} - 0.3V, V _{CC} = V _{CC} Max.
I _{LI}	Input Leakage Current		1	μA	V _{IN} = GND to V _{CC} , V _{CC} = V _{CC} Max.
I _{LO}	Output Leakage Current		10	μA	V _{OUT} = GND to V _{CC} , V _{CC} = V _{CC} Max.
V _{IL}	Input Low Voltage		0.8	V	V _{CC} = V _{CC} Max.
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	V _{CC} = V _{CC} Max.
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 100 μA, V _{CC} = V _{CC} Min.
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -100 μA, V _{CC} = V _{CC} Min.
I _H	Supervoltage Current for A ₉		100	μA	CE# = OE# = V _{IL} , A ₉ = V _H Max.

320 PGM T5.1



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

TABLE 6: 27SF512/27VF512 PROGRAM/ERASE DC OPERATING CHARACTERISTICS

$V_{CC} = 5 V \pm 10\%$, $V_{PP} = V_{PPH}$, $T_A = 25^\circ C \pm 5^\circ C$

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I _{CP}	V _{CC} Erase or Program Current		30	mA	CE# = V _{IL} , OE#/V _{pp} = 12V±5%, V _{CC} = V _{CC} Max
I _{PP}	V _{PP} Erase or Program Current		1	mA	CE# = V _{IL} , OE#/V _{pp} = 12V±5%, V _{CC} = V _{CC} Max
I _{LI}	Input Leakage Current		1	μA	V _{IN} = GND to V _{CC} , V _{CC} = V _{CC} Max
I _{LO}	Output Leakage Current		10	μA	V _{OUT} = GND to V _{CC} , V _{CC} = V _{CC} Max
V _H	Supervoltage for A ₉	11.4	12.6	V	CE# = OE# = V _{IL}
I _H	Supervoltage Current for A ₉		100	μA	CE# = OE# = V _{IL} , A ₉ = V _H Max
V _{PPH}	High Voltage for V _{PP} Pin	11.4	12.6	V	

320 PGM T6.1

TABLE 7: POWER-UP TIMINGS

Symbol	Parameter	Maximum	Units
T _{PU-READ}	Power-up to Read Operation	100	μs

320 PGM T7.0

TABLE 8: CAPACITANCE (T_A = 25 °C, f=1 MHz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	V _{I/O} = 0V	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	6 pF

320 PGM T8.0

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END}	Endurance	1000	Cycles	MIL-STD-883, Method 1033
T _{DR} ⁽¹⁾	Data Retention	100	Years	JEDEC Standard A103
V _{ZAP_HBM} ⁽¹⁾	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V _{ZAP_MM} ⁽¹⁾	ESD Susceptibility Machine Model	300	Volts	JEDEC Standard A115
I _{LTH} ⁽¹⁾	Latch Up	100	mA	JEDEC Standard 78

320 PGM T9.0

Note: ⁽¹⁾ This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

AC CHARACTERISTICS

TABLE 10: 27SF512 READ CYCLE TIMING PARAMETERS

Symbol	Parameter	27SF512-55		27SF512-70		Units
		Min	Max	Min	Max	
T _{RC}	Read Cycle Time	55		70		ns
T _{CE}	Chip Enable Access Time		55		70	ns
T _{AA}	Address Access Time		55		70	ns
T _{OE}	Output Enable Access Time		25		30	ns
T _{CLZ} ⁽¹⁾	CE# Low to Active Output	0		0		ns
T _{OLZ} ⁽¹⁾	OE# Low to Active Output	0		0		ns
T _{CHZ} ⁽¹⁾	CE# High to High-Z Output		20		25	ns
T _{OHZ} ⁽¹⁾	OE# High to High-Z Output		20		25	ns
T _{OH} ⁽¹⁾	Output Hold from Address Change	0		0		ns

320 PGM T10.1

TABLE 11: 27VF512 READ CYCLE TIMING PARAMETERS

Symbol	Parameter	27VF512-120		27VF512-150		Units
		Min	Max	Min	Max	
T _{RC}	Read Cycle Time	120		150		ns
T _{CE}	Chip Enable Access Time		120		150	ns
T _{AA}	Address Access Time		120		150	ns
T _{OE}	Output Enable Access Time		50		60	ns
T _{CLZ} ⁽¹⁾	CE# Low to Active Output	0		0		ns
T _{OLZ} ⁽¹⁾	OE# Low to Active Output	0		0		ns
T _{CHZ} ⁽¹⁾	CE# High to High-Z Output		30		30	ns
T _{OHZ} ⁽¹⁾	OE# High to High-Z Output		30		30	ns
T _{OH} ⁽¹⁾	Output Hold from Address Change	0		0		ns

320 PGM T11.0

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

TABLE 12: PROGRAMMING/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
TPRT	OE#/V _{PP} Pulse Rise Time	50		ns
T _{AS}	Address Setup Time	2		μs
T _{AH}	Address Hold Time	2		μs
T _{OES}	OE#/V _{PP} Setup Time	2		μs
T _{OEH}	OE#/V _{PP} Hold Time	2		μs
T _{PW}	CE# Program Pulse Width	20	40	μs
T _{EW}	CE# Erase Pulse Width	100	500	ms
T _{DS}	Data Setup Time	2		μs
T _{DH}	Data Hold Time	2		μs
T _{VR}	OE#/V _{PP} and A ₉ Recovery Time	2		μs
T _{ART}	A ₉ Rise Time to 12V during Erase	50		ns
T _{A9S}	A ₉ Setup Time during Erase	2		μs
T _{A9H}	A ₉ Hold Time during Erase	2		μs

320 PGM T12.0

512 Kilobit SuperFlash MTP SST27SF512, SST27VF512



Preliminary Specifications




FIGURE 3: READ CYCLE TIMING DIAGRAM

320 MSW F03.0






FIGURE 4: ERASE TIMING DIAGRAM

320 MSW F04.0



320 MSW F05.0

FIGURE 5: PROGRAM TIMING DIAGRAM



320 MSW F06.0

AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a logic "1" and V_{OL} (0.4 V_{TTL}) for a logic "0". Measurement reference points for inputs and outputs are V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Inputs rise and fall times (10% \leftrightarrow 90%) are <10 ns.

FIGURE 6: AC INPUT/OUTPUT REFERENCE WAVEFORMS

512 Kilobit SuperFlash MTP SST27SF512, SST27VF512



Preliminary Specifications





FIGURE 7: TEST LOAD EXAMPLE




320 MSW F08.0

FIGURE 8: ERASE ALGORITHM



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications



320 MSW F09.0

FIGURE 9: PROGRAMMING ALGORITHM




512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

PRODUCT ORDERING INFORMATION

Device Speed Suffix1 Suffix2



Package Modifier

H = 32 leads,
G = 28 leads
Numeric = Die modifier

Package Type

P = PDIP
N = PLCC
K = TSOP (die up)
U = Unencapsulated die

Operating Temperature

C = Commercial = 0° to 70°C
I = Industrial = -40° to 85°C

Minimum Endurance

3 = 1000 cycles

Read Access Speed

55 = 55 ns, 70 = 70 ns,
120 = 120 ns, 150 = 150 ns

Read Voltage

S = 5.0 Volt Read
V = 2.7 Volt Read (2.7-3.6V)



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications

27SF512 Valid combinations

SST27SF512- 55-3C-KG	SST27SF512- 55-3C-NH	SST27SF512- 55-3C-PG
SST27SF512- 70-3C-KG	SST27SF512- 70-3C-NH	SST27SF512- 70-3C-PG
SST27SF512- 55-3I-KG	SST27SF512- 55-3I-NH	
SST27SF512- 70-3I-KG	SST27SF512- 70-3I-NH	SST27SF512- 70-3C-U1


27VF512 Valid combinations

SST27VF512- 120-3C-KG	SST27VF512- 120-3C-NH	SST27VF512- 120-3C-PG
SST27VF512- 150-3C-KG	SST27VF512- 150-3C-NH	SST27VF512- 150-3C-PG
SST27VF512- 120-3I-KG	SST27VF512- 120-3I-NH	
SST27VF512- 150-3I-KG	SST27VF512- 150-3I-NH	SST27VF512-150-3C-U1


Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



PACKAGING DIAGRAMS



28-LEAD THIN SMALL OUTLINE PACKAGE (TSOP)
SST PACKAGE CODE: KG




28-LEAD PLASTIC DUAL-IN-LINE PACKAGE (PDIP)
SST PACKAGE CODE: PG



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

Preliminary Specifications



32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH



512 Kilobit SuperFlash MTP SST27SF512, SST27VF512

SALES OFFICES SST Area Offices

U.S.A. - California	(408) 523-7722
U.S.A. - Florida	(813) 771-8819
U.S.A. - Florida	(941) 505-8893
U.S.A. - Massachusetts	(978) 356-3845
Japan - Yokohama	(81) 45-471-1851
Europe - UK	(44) 1784-490455

North American Sales Representatives

Alabama	
Elcom, Inc.	(205) 830-4001
Arizona	
QuadRep, Inc.	(602) 839-2102
California	
Northern	
Premier Technical Sales	(408) 736-2260
Southern	
QuadRep, Inc., San Diego	(619) 775-1188
QuadRep, Inc., Irvine	(714) 727-4222
Colorado	
QuadRep, Inc.	(303) 771-6886
Florida	
MEC Corporation - Central/East Coast	(904) 427-7236
MEC Corporation - South/East Coast	(954) 426-8944
MEC Corporation - West Coast	(813) 393-5011
Georgia	
Elcom, Inc.	(770) 447-8200
Iowa	
Oasis Sales Corporation	(319) 377-8738
Idaho	
QuadRep, Inc.	(208) 939-9626
Illinois	
Oasis Sales Corporation - Northern	(847) 640-1850
Rush & West Associates - Southern	(314) 965-3322
Kansas	
Rush & West Associates	(913) 764-2700
Massachusetts	
S-J Associates	(978) 670-8899
Minnesota	
Cahill, Schmitz & Cahill	(612) 646-7217
Missouri	
Rush & West Associates	(314) 965-3322
North Carolina	
Elcom, Inc. - Charlotte	(704) 543-1229
Elcom, Inc. - Raleigh	(919) 743-5200
New Jersey	
S-J Associates	(609) 866-1234
New Mexico	
QuadRep, Inc.	(505) 332-2417
New York	
S-J Associates - NYC	(516) 536-4242
S-J Associates - Upstate	(716) 924-1720
Ohio	
Great Lakes - Columbus	(614) 885-6700
Great Lakes - Cleveland	(216) 349-2700
Oregon	
Thorson Pacific, Inc.	(503) 293-9001
Texas	
Tech. Mktg, Inc. - Carrollton	(972) 387-3601
Tech. Mktg, Inc. - Houston	(713) 783-4497
Tech. Mktg, Inc. - Austin	(512) 343-6976
Utah	
QuadRep, Inc.	(801) 521-4717
Virginia	
S-J Associates	(703) 533-2233
Washington	
Thorson Pacific, Inc.	(425) 603-9393
Wisconsin	
Oasis Sales Corporation	(414) 782-6660

Canada - Toronto	
Kaltron Components Inc.	(905) 405-6276
Canada - Ottawa	
Kaltron Components Inc.	(819) 457-1225
Canada - Montreal	
Kaltron Components Inc.	(514) 696-6589
Canada - B.C.	
Thorson Pacific, Inc.	(604) 294-3999
Puerto Rico	
MEC/Caribe	(787) 746-9897

International Sales Representatives & Distributors

Australia	
ACD	(61) 3-762 7644
Belgium	
Memec Brussels	(32) 2778-9850
China	
Actron Technology Co., Ltd.	(86) 21-6482-8021
Denmark	
Berendsen Components A/S	(45) 39-57-71-10
Ireland	
Memec Ireland LTD	(353) 61 411842
Finland	
OXXO OY AB	(358) 9-5842 600
France	
RepDesign	(33) 1 46 23 7990
A2M	(33) 1 46 23 7900
Germany	
Endrich Bauelemente	
Vertriebs GMBH	(49) 7452-60070
Metronik GmbH	(49) 89-61 108-0
Hong Kong	
Actron Technology Co., Ltd.	(852) 2727-3978
Serial System (HK) Ltd.	(852) 2950-0820
Israel	
Elina Electronics	(972) 3-649 8543
Italy	
Carla Gavazzi Cefra SpA	(39) 2-4801.2355
Japan	
Asahi Electronics Co., Ltd.	(81) 3-3350-5418
Asahi Electronics Co., Ltd.	(81) 93-511-6471
Hakuto Co., Ltd.	(81) 3-3355-7615
MICROTEK Inc.	(81) 3-5300-5525
Ryoden Trading Co., Ltd.	(81) 3-5396-6206
Silicon Technology Co., Ltd.	(81) 3-3795-6461
Korea	
Bigshine Korea Co., Ltd.	(82) 2-832-8881
Netherlands	
Memec Benelux	(31) 40-265-9399
Singapore	
Serial System Ltd.	(65) 286-1812
South Africa	
KH Distributors	(27) 11 845-5011
Spain	
Tekelec Espana S.A.	(34) 13 20 41 60
Sweden	
Pelcon Electronics AB	(46) 8.795 98 70
Switzerland	
Leading Technology	(41) 277-21 7-446
Taiwan, R.O.C.	
Award Software	(886) 22-555-0880
PCT Limited	(886) 22-698-0098
Tonsam Corporation	(886) 22-651-0011
United Kingdom	
Ambar Components, Ltd.	(44) 1844-261144

Revised 3-12-98

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036
www.SuperFlash.com or www.ssti.com • Literature FaxBack 888-221-1178, International 732-544-2873