

# STW20NK70Z

# N-CHANNEL 700V - 0.25Ω - 20A TO-247 Zener-Protected SuperMESH<sup>™</sup>Power MOSFET

TARGET DATA

TYPE	$V_{\text{DSS}}$	R <sub>DS(on)</sub>	Ι <sub>D</sub>	Pw
STW20NK70Z	700 V	< 0.285 Ω	20 A	300 W


- TYPICAL  $R_{DS}(on) = 0.25 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- n 100% AVALANCHE TESTED
- n GATE CHARGE MINIMIZED
- N VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established stripbased PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh<sup>™</sup> products.

#### **APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES





#### **ORDERING INFORMATION**

Γ	SALES TYPE	MARKING	PACKAGE	PACKAGING
	STW20NK70Z	W20NK70Z	TO-247	TUBE

# STW20NK70Z

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	700	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	700	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
Ι <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	20	A
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	12	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	80	A
P <sub>TOT</sub>	Total Dissipation at $T_C = 25^{\circ}C$	300	W
	Derating Factor	2.4	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	TBD	V
dv/dt (1)	Peak Diode Recovery voltage slope	TBD	V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to 150	°C

(•) Pulse width limited by safe operating area

(1)  $I_{SD} \leq 17A$ , di/dt  $\leq TBDA/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_j \leq T_{JMAX}$ .

(\*) Limited only by maximum temperature allowed

#### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.42	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W
T <sub>l</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	TBD	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	TBD	mJ

#### **GATE-SOURCE ZENER DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	30			V

#### **PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES**

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

# **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	700			V
IDSS	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
IGSS	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 150 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10 A		0.25	0.285	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A		19		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		5000 470 100		pF pF pF
C <sub>oss eq.</sub> (3)	Equivalent Output Capacitance	$V_{GS} = 0V$ , $V_{DS} = 0V$ to 640V		TBD		pF

# SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time			TBD TBD		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 640V, I_D = 20 \text{ A},$ $V_{GS} = 10V$		220 TBD TBD		nC nC nC

#### SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off Delay Time Fall Time			TBD TBD		ns ns
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>c</sub>	Off-voltage Rise Time Fall Time Cross-over Time			TBD TBD TBD		ns ns ns


# SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				20 80	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 20 \text{ A}, \text{ di/dt} = 100 \text{A/}\mu\text{s}$ $V_{DD} = 100 \text{ V}, \text{T}_{j} = 150^{\circ}\text{C}$ (see test circuit, Figure 5)		TBD TBD TBD		ns μC Α


Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

# STW20NK70Z


Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



#### Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



**\_\_\_** 

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	4.85		5.15	0.19		0.20
A1	2.20		2.60	0.086		0.102
b	1.0		1.40	0.039		0.055
b1	2.0		2.40	0.079		0.094
b2	3.0		3.40	0.118		0.134
С	0.40		0.80	0.015		0.03
D	19.85		20.15	0.781		0.793
E	15.45		15.75	0.608		0.620
е		5.45			0.214	
L	14.20		14.80	0.560		0.582
L1	3.70		4.30	0.14		0.17
L2		18.50			0.728	
øP	3.55		3.65	0.140		0.143
øR	4.50		5.50	0.177		0.216
S		5.50			0.216	

# **TO-247 MECHANICAL DATA**



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com