65,536 WORDS x 8 BITS CMOS ONE TIME PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC54512AP/AF is a 65,536 word × 8 bit CMOS one time programmable read only memory, and molded in a 28 pin plastic package. For read operation, the TC54512AP/AF's access time is $150 \, \mathrm{ns}/200 \, \mathrm{ns}$, and the TC54512AP/AF operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\mathrm{CE}}$ input. Advanced CMOS technology reduces the maximum active current to $30 \, \mathrm{mA}/5.9 \, \mathrm{MHz}$ and standby current to $100 \, \mathrm{\mu A}$. The electrical characteristics and programming method are the same as U.V. EPROM TC57512AD's. Once programmed, the TC54512AP/AF cannot be erased because of using plastic DIP without transparent window.

FEATURES

- Peripheral circuit: CMOS Memory cell : N-MOS
- Fast access time: TC54512AP/AF-15 150ns TC54512AP/AF-20 200ns
- Low power dissipation Active: 30mA/5.9MHz Standby: 100µA
- · Full static operation

PIN	CON	NEC.	TION	(TC	P	VIEW)
PIN	A15 A12 A7 A6	ď١		28 27 26 25 24 23 22 21		VIEW) V CC A14 A13 A8 A9 A11 OE VPP A10 CE
	A0			19		07
	00	4		18	6	06
	01	d :		17		05
	02	d1	3	16		04
	GND	q.	4	15	P	03

	High speed	programming	mode I, I
•	Inputs and	outputs TTL	compatible

Standard 28 pin DIP plastic package: TC54512AP

· 28 pin plastic Flat Package

BLOCK DIAGRAM 00 01 02 03 GND **VCC** OE O OUTPUT BUFFERS OE.CE CIRCUIT CE A0 COLUMN L/O COLUMN A1 A2 A3 A4 A5 A6 A7 CIRCUIT DE COD ER BUFFERS ADDRESS 10 MEMORY CELL ROW A9 ARRAY A10 DECODER 65.536×8bits A12 A13 A14

PIN NAMES

1 211 11/4/10	
AO ~ A15	Address Inputs
00 ∿ 07	Outputs (Inputs)
CE	Chip Enable Input
ŌE/V _{PP}	Output Program Enable Supply Input Voltage
v _{cc}	Power Supply Voltage (+5V)
GND	Ground

MODE		

MODE SELECTION					
PIN	CE	OE/VPP		00 ∿ 07	POWER
MODE	(20)	(22)	(28)	$(11 \circ 13, 15 \circ 19)$	
Read	L	L		Data Out	Active
Output Deselect	*	H	5V	High Impedance	ACCIVE
Standby	H	*		High Impedance	Standby
Program	L	VPP	6v ¹)	Data In	
Program Inhibit	H	VPP	2)	High Impedance	Active
Program Verify	L	L	6.25V	Data Out www.Data	Sheet4U.d

*: H or L 1): HIGH SPEED PROGRAMMING MODE I
2): HIGH SPEED PROGRAMMING MODE II

www.DataSheet4U.com

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
v _{CC}	V _{CC} Power Supply Voltage	-0.6 ∿7.0	v
V _{PP}	Program Supply Voltage	-0.6 ∿14.0	v
VIN	Input Voltage	-0.6 ~7.0	v
V _I /0	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	,v
P_{D}	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature · Time	260 - 10	°C·sec
TSTG	Storage Temperature	-65 √125	°c
TOPR	Operating Temperature	-40 ∿85	°c

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC54512AP/AF-15/TC54512AP/AF-20
Ta	Operating Temperature	-40 ∿ 85°C
v _{cc}	V _{CC} Power Supply Voltage	5v±5%

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDI	TION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	V _{IN} =0 ~ V _C	С	-	-	±10	μA
ILO	Output Leakage Current	V _{OUT} =0.4 n	v _{CC}	-	-	±10	μА
I _{CC01}	Onematica Comment	CE=0V	f=5.9MHz	-	-	30	_,
I _{CCO2}	Operating Current	 	f=1MHz	-	-	15	mA
I _{CCS1}	Standby Current	CE=VIH		-	-	1	mA
I _{CCS2}		I _{OUT} =0mA f=1MH	2 V	-	-	100	μA
v _{IH}	Input High Voltage	-		2.2	-	V _{CC} +0.3	v
v_{IL}	Input Low Voltage	_		-0.3	-	0.8	v
v _{oh}	Output High Voltage	I _{OH} =-400μ	A	2.4	-	-	v
v _{ol}	Output Low Voltage	I _{OL} =2.1mA		-	-	0.4	V
I _{PPI}	V _{PP} Current	V _{PP} =0 ~ V _C (2+0.6	-	-	±10	μА

A.C. CHARACTERISTICS

SYMBOL			TC54512AP/AF-15		TC54512AP/AF-20		UNIT
SIMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	MIN.	AP/AF-20 MAX. 200 200 70 60 60	UNII
tACC	Address Access Time	CE=OE=VIL	-	150	ı	200	ns
^t CE	CE to Output Valid	OE=VIL	-	150	•	200	ns
^t OE	OE to Output Valid	CE=VIL	-	70	•	70	ns
t _{DF1}	CE to Output in High-Z	OE=VIL	0	60	0	60	ns
t _{DF2}	OE to Output in High-Z	CE=VIL	0	60	0	60	ns
tOH	Output Data Hold Time	CE=OE=VIL	0	-	0	-	ns

A.C. TEST CONDITIONS

Output Load

: 1 TTL Gate and C_L =100pF

Input Pulse Rise and Fall Times : 10ns Max.

Input Pulse Levels

: 0.45V ~ 2.4V


Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CINI	Input Capacitance	V _{IN=OV}	-	4	6	pF
C _{IN2}	OE/Vpp Input Capacitance	V _{IN} =0V	_	50	60	pF
COUT	Output Capacitance	Vour=v	-	8	12	pF

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS





HIGH SPEED PROGRAM MODE I

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	Vcc+1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	V
v _{CC}	VCC Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	Vpp Power Supply Voltage	12.0	12.5	13.0	٧

DC and OPERATING CHARACTERISTICS (Ta=25±5°C, VCC=6V±0.25V, VPP=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~V _{CC}		-	±10	μА
v _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
VOL	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	v
ICC	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	Vpp Supply Current	V _{PP} =13.0V	-	_	50	mA

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6v±0.25v, V_{PP}=12.5v±0.5v)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tAS	Address Setup Time	-	2	_	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
toes	OE/V _{PP} Setup Time	-	2	_	-	μs
toeh	OE/V _{PP} Hold Time	-	2	_		μs
tPRT	OE/Vpp Pulse Rise Time	-	50	-	-	ns
tDS	Data Setup Time	-	2	-	-	μs
tDH	Data Hold Time	-	2	-	-	μs
tvR	OE/Vpp Recovery Time	-	2	-	-	μs
tvcs	V _{CC} Setup Time	-	2	-	-	με
t _{PW}	Initial Program Pulse Width	CE=VIL, OE/VPP=VPP	0.95	1.0	1.05	ms
topw	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	IIIS
tDV	Data Valid from \overline{CE}	OE/V _{PP} =V _{IL}	-		1	μs
tDF	CE to Output in High-Z	ÖE/Vpp≈VIL	_	_	130	ns

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and CL (100pF)

Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45v ~ 2.4v

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

HIGH SPEED PROGRAM MODE II

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} +1.0	V
VIL	Input Low Voltage	-0.3	_	0.8	٧
VCC	V _{CC} Power Supply Voltage	6.0	6.25	6.5	v
V _{PP}	Vpp Power Supply Voltage	12.5	12.75	13.0	V

DC and OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAME'	TER	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	V _{IN} =0 ~V _{CC}	-	-	±10	μA
v _{OH}	Output High Voltage	V _{OH} =-400μA	2.4	-	_	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	v
ICC	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	_	50	mA.

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PAPAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
toES	OE/Vpp Setup Time	-	2	-	-	μs
tOEH	OE/V _{PP} Hold Time	-	2	-	-	μs
tPRI	OE/Vpp Pulse Rise Time	-	50	-	-	ns
tDS	Data Setup Time	•	2	-	-	μs
t _{DH}	Data Hold Time	_	2	-	-	μs
t _{VR}	OE/Vpp Recovery Time	-	2	-	-	με
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
tpW	Program Pulse Width	CE=VIL, OE/Vpp=Vpp	0.095	0.1	0.105	ms
t _{DV}	Data Valid from CE	OE/V _{PP} =V _{IL}	-	-	1	μs
tDF	CE to Output in High-Z	OE/Vpp=VIL	-	-	130	ns

AC TEST CONDITIONS


• Output Load : 1 TTL Gate and C_L (100pF)

Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V ~ 2.4V

Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I (v_{CC} =6 v_{t} 0.25 v_{t} 0.25 v_{t} 0.5 v_{t} 0.5 v_{t} 0.25 $v_{$



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
 - 2. Removing the device from socket and setting the device in socket with $v_{pp}=12.5\pm0.5v$ or $v_{pp}=12.75\pm0.25v$ may cause permanent damage to the device.
 - 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TC54512AP/AF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	N NAMES (NUMBER)	(20)	OE (22)	V _{PP} (1)	VCC (28)	00 ∿ 07 (11 ∿13, 15 ∿19)	POWER	
	Read	L	L	L		Data Out	Active	
Read Operation	Output Deselect	*	н	5V	5V	High Impedance	ACLIVE	
(Ta=-40 ∿85°C)	Standby	н	*			High Impedance	Standby	
December Occupation	Program	L	н			Data In		
Program Operation	Program Inhibit	H	H	12.5v ¹⁾	6v ¹⁾	High Impedance	Active	
(Ta=25±5°C)	Program Verify	*	L	12.75v ²⁾	6.25	Data Out		

Note: H; V_{IH}, L; V_{IL}, *: V_{IH} or V_{IL}, 2); HIGH SPEED PROGRAM MODE II

READ MODE

The TC54512AP/AF has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (tCE) is equal to the address access time (tACC). Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after tOE from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IH}}$ or $\overline{\text{OE}}=\text{V}_{\text{IH}}$, the outputs will be in a high impedance state. So two or more TC54512AP/AF's can be connected together on a common bus line. When $\overline{\text{CE}}$ is decode for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC54512AP/AF has a low power standby mode controlled by the CE signal. By applying a high level to the $\overline{\text{CE}}$ input, the TC54512AP/AF is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC54512AP/AF are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC54512AP/AF is in the programming mode when the $\overline{\text{OE}}/\text{Vpp}$ input is at 12.5V or 12.75V and $\overline{\text{CE}}$ is at TTL-Low level. The TC54512AP/AF can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with $\overline{\text{OE}}/\text{Vpp}$ at V_{IL} and $\overline{\text{CE}}$ at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to Vpp terminal, a high level $\overline{\text{CE}}$ input inhibits the TC54512AP/AF from being programmed. Programming of two or more TC54512AP/AF's in parallel with different data is easily accomplished. That is, all inputs except for CE may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{pp}=12.5V$.

The programming is achieved by applying a single TTL low level lms pulse to the \overline{CE}

input after addresses and data are stable. Then the programmed data is verified by

using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}=5V$.


HIGH SPEED PROGRAM MODE II

The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{\rm OE}/V_{PP}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the $\overline{\rm CE}$ input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).


When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}=5V$.





HIGH SPEED PROGRAM MODE II

FLOW CHART





ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC54512AP/AF which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC54512AP/AF by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this condition is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC54512AP/AF.


PINS SIGNATURE	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	v _{IH}	1	0	0	0	0	1	0	1	85

Notes: $A9=12V\pm0.5V$

A1 \sim A8, A10 \sim A15, \overline{CE} , \overline{OE} = V_{IL}

OUTLINE DRAWINGS (TC54512AP) DIP28-P-600


Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

OUTLINE DRAWINGS (TC54512AF) SOP28-P-450

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.