

3810 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 3810 group is 8-bit microcomputer based on the 740 family core technology.

The 3810 group is designed mainly for VCR control, and include four 8-bit timers, a PWM function, and a 4-bit comparator circuit.

The various microcomputers in the 3810 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3810 group, refer to the section on group expansion.

FEATURES


- Basic machine-language instructions 71
- The minimum instruction execution time 0.95 μ s (at 4.19MHz oscillation frequency)
- Memory size
ROM 4K to 32K bytes
RAM 192 to 1024 bytes
- Programmable input/output ports 27

- High-breakdown-voltage output ports 28
- Interrupts 11 sources, 11 vectors
- Timers 8-bit \times 4
- Serial I/O 8-bit \times 2 (Clock-synchronized)
- PWM output circuit 14-bit \times 1
- Comparator circuit 4-bit \times 1
- 2 Clock generating circuit
Clock (X_{IN} - X_{OUT}) Internal feedback resistor
Sub-clock (X_{CIN} - X_{COUT}) Without internal feedback resistor
- Power source voltage
In high-speed mode 4.0 to 5.5V
In low-speed mode 2.8 to 5.5V
- Power dissipation
In high-speed mode 25mW (at 4.19MHz oscillation frequency)
In low-speed mode 300 μ W (at 32kHz oscillation frequency)
- Operating temperature range -10 to +85 $^{\circ}$ C

APPLICATIONS

VCRs, tuners, musical instruments, office automation, etc.

PIN CONFIGURATION (TOP VIEW)




Package type : 64P6N-A

64-pin plastic-molded QFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


PIN CONFIGURATION (TOP VIEW)



Package type : 64P4B

64-pin shrink plastic-molded DIP

FUNCTIONAL BLOCK DIAGRAM (Package : 64P4B)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION


Pin	Name	Function	Function except a port function	
V _{CC} , V _{SS}	Power source	<ul style="list-style-type: none"> Apply voltage of 4.0 to 5.5V to V_{CC}, and 0V to V_{SS}. 		
V _{EE}	Pull-down power input	<ul style="list-style-type: none"> Applies voltage supplied to pull-down resistors of ports P0, P1, P2₀-P2₃, and P3. 		
$\overline{\text{RESET}}$	Reset input	<ul style="list-style-type: none"> Reset input pin for active "L" 		
X _{IN}	Clock input	<ul style="list-style-type: none"> Input and output signals for the clock generating circuit. It consist of internal feedback resistor. Connect a ceramic resonator or quartz-crystal oscillator between the X_{IN} and X_{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X_{IN} pin and leave the X_{OUT} pin open. This clock is used as the oscillating source of system clock 		
X _{OUT}	Clock output			
X _{CIN}	Sub clock input	<ul style="list-style-type: none"> Input and output signals for the internal sub-clock generating circuit. It consist of without internal feedback resistor. Connect a ceramic resonator or quartz-crystal oscillator and external feedback resistor between the X_{CIN} and X_{COUT} pins. If an external clock is used, connect the clock source to the X_{CIN} pin and leave the X_{COUT} pin open. This clock can also be used as the oscillating source of system clock. 		
X _{COUT}	Sub clock output			
P0 ₀ -P0 ₇	Output port P0	<ul style="list-style-type: none"> 8-bit output port. The output structure is high-breakdown-voltage P-channel open-drain with internal pull-down resistors connected between the output and the V_{EE} pin. At reset this port is set to V_{EE} pin level. 		
P1 ₀ -P1 ₇	Output port P1			
P2 ₀ -P2 ₃	Output port P2	<ul style="list-style-type: none"> 4-bit output port with the same function as port P0. 		
P2 ₄ -P2 ₇	I/O port P2	<ul style="list-style-type: none"> 4-bit I/O port. I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. TTL input level CMOS 3-state output 		
P3 ₀ -P3 ₇	Output port P3	<ul style="list-style-type: none"> 8-bit output port with the same function as port P0. 		
P4 ₀ /INT ₀	Input port P4 ₀	<ul style="list-style-type: none"> 1-bit CMOS input pin. 	<ul style="list-style-type: none"> External interrupt input pins 	
P4 ₁ /INT ₁ , P4 ₂ /INT ₂	I/O port P4	<ul style="list-style-type: none"> 7-bit CMOS I/O port with the same function as port P2₄-P2₇ CMOS compatible input level. 		
P4 ₃ , P4 ₄				
P4 ₅ /CNTR				<ul style="list-style-type: none"> Timer 4 input pin
P4 ₆				
P4 ₇ /T _{OUT}				<ul style="list-style-type: none"> Timer 3 output pin
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1}	I/O port P5	<ul style="list-style-type: none"> 8-bit CMOS I/O port with the same function as port P2₄-P2₇. CMOS compatible input level N-channel open-drain output Keep the input voltage of this port between 0V and V_{CC}. 	<ul style="list-style-type: none"> Serial I/O1 I/O pins 	
P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2}			<ul style="list-style-type: none"> Serial I/O2 I/O pins 	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Function	Function except a port function
P6 ₀ /PWM	I/O port P6	<ul style="list-style-type: none"> • 8-bit CMOS I/O port with the same function as port P2₄-P2₇. • CMOS compatible input level. 	• 14-bit PWM output pin
P6 ₁ -P6 ₅			
P6 ₆ /AN			• Comparator input pin
P6 ₇			

PART NUMBERING



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION


Mitsubishi plans to expand the M3810x group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions
 - ROM/PROM capacity 12K to 24K bytes
 - RAM capacity 384 to 512 bytes

(2) Packages

- 64P4B Shrink plastic molded DIP
- 64P6N-A Plastic molded QFP
- 64S1B-E Shrink ceramic DIP
- 64D0 Ceramic LCC

Memory expansion plan



The development schedule and other details of products under development may be revised without notice. Currently supported products are listed below.

As of May 1996

Product name	(P) ROM size (bytes)	RAM size (bytes)	Package	Remarks
M38102M4-XXXSP	16K	384	64P4B	Mask ROM version
M38102M4-XXXFP			64P6N-A	Mask ROM version
M38102M5-XXXSP	20K		64P4B	Mask ROM version
M38102M5-XXXFP			64P6N-A	Mask ROM version
M38103M6-XXXSP	24K	512	64P4B	Mask ROM version
M38103E6-XXXSP				One Time PROM version
M38103E6SP			One Time PROM version (blank)	
M38103M6-XXXFP			64P6N-A	Mask ROM version
M38103E6-XXXFP				One Time PROM version
M38103E6FP			One Time PROM version (blank)	
M38103E6SS		64S1B-E	EPROM version	
M38103E6FS		64D0	EPROM version	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The 3810 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address 003B₁₆.

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000_{16} to $00FF_{16}$ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses $FF00_{16}$ to $FFFF_{16}$ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

0000 ₁₆	Port P0 (P0)
0001 ₁₆	
0002 ₁₆	Port P1 (P1)
0003 ₁₆	
0004 ₁₆	Port P2 (P2)
0005 ₁₆	Port P2 direction register (P2D)
0006 ₁₆	Port P3 (P3)
0007 ₁₆	
0008 ₁₆	Port P4 (P4)
0009 ₁₆	Port P4 direction register (P4D)
000A ₁₆	Port P5 (P5)
000B ₁₆	Port P5 direction register (P5D)
000C ₁₆	Port P6 (P6)
000D ₁₆	Port P6 direction register (P6D)
000E ₁₆	
000F ₁₆	
0010 ₁₆	
0011 ₁₆	
0012 ₁₆	
0013 ₁₆	
0014 ₁₆	
0015 ₁₆	
0016 ₁₆	
0017 ₁₆	
0018 ₁₆	
0019 ₁₆	Serial I/O1 control register (SIO1CON)
001A ₁₆	
001B ₁₆	Serial I/O1 register (SIO1)
001C ₁₆	
001D ₁₆	Serial I/O2 control register (SIO2CON)
001E ₁₆	
001F ₁₆	Serial I/O2 register (SIO2)
0020 ₁₆	
0021 ₁₆	
0022 ₁₆	
0023 ₁₆	
0024 ₁₆	Timer 1 (T1)
0025 ₁₆	Timer 2 (T2)
0026 ₁₆	Timer 3 (T3)
0027 ₁₆	Timer 4 (T4)
0028 ₁₆	Timer 12 mode register (T12M)
0029 ₁₆	Timer 34 mode register (T34M)
002A ₁₆	
002B ₁₆	PWM control register (PWMCON)
002C ₁₆	PWM register (upper)(PWMH)
002D ₁₆	PWM register (lower)(PWML)
002E ₁₆	
002F ₁₆	
0030 ₁₆	Comparator register (CMP)
0031 ₁₆	
0032 ₁₆	
0033 ₁₆	
0034 ₁₆	
0035 ₁₆	
0036 ₁₆	
0037 ₁₆	
0038 ₁₆	High-breakdown-voltage port control register (HVPC)
0039 ₁₆	
003A ₁₆	Interrupt edge selection register (INTEDGE)
003B ₁₆	CPU mode register (CPUM)
003C ₁₆	Interrupt request register 1 (IREQ1)
003D ₁₆	Interrupt request register 2 (IREQ2)
003E ₁₆	Interrupt control register 1 (ICON1)
003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

Direction Registers

The 3810 group has 27 programmable I/O pins arranged in four I/O ports (ports P₂₄—P₂₇, P₄₁—P₄₇, P₅, and P₆). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

High-Breakdown-Voltage Output Ports

The 3810 group has four ports with high-breakdown-voltage pins (ports P₀, P₁, P₂₀—P₂₃, and P₃). The high-breakdown-voltage ports have P-channel open-drain output with a breakdown voltage of V_{CC}—40V. Each pin has an internal pull-down resistor connected to V_{EE}. At reset, the P-channel output transistor of each port latch is turned off, so becomes V_{EE} level ("L") by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P ₀₀ -P ₀₇	Port P0	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	(1)
P ₁₀ -P ₁₇	Port P1	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	
P ₂₀ -P ₂₃	Port P2	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	
P ₂₄ -P ₂₇		Input/output, individual bits	TTL level input CMOS 3-state output			(2)
P ₃₀ -P ₃₇	Port P3	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	(1)
P ₄₀ /INT ₀	Port P4	Input	CMOS compatible input level	External interrupt input	Interrupt edge selection register	(3)
P ₄₁ /INT ₁ , P ₄₂ /INT ₂		Input/output, individual bits	CMOS compatible input level CMOS 3-state output			
P ₄₃ , P ₄₄						(2)
P ₄₅ /CNTR				Timer 4 input	Timer 34 mode register	(4)
P ₄₆						(2)
P ₄₇ /T _{OUT}		Timer 3 output	Timer 34 mode register	(5)		
P ₅₀ /S _{IN1} , P ₅₁ /S _{OUT1} , P ₅₂ /S _{CLK1} , P ₅₃ /S _{RDY1}	Port P5	Input/output, individual bits	CMOS compatible input level N-channel open-drain output	Serial I/O1 function I/O	Serial I/O1 control register	(6)
P ₅₄ /S _{IN2} , P ₅₅ /S _{OUT2} , P ₅₆ /S _{CLK2} , P ₅₇ /S _{RDY2}						Serial I/O2 function I/O
						(6)
P ₆₀ /PWM	Port P6	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	14-bit PWM output	PWM control register PWML register PWMLH register	(9)
P ₆₁ -P ₆₅						
P ₆₆ /AN				Comparator input	Comparator register	(10)
P ₆₇						(2)

Note 1. For details of how to use double-function ports as function I/O ports, refer to the applicable sections.

2. Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction. If an input level is at an intermediate potential, a current will flow through the input-stage gate.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5 Port block diagram (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

Interrupts occur by eleven sources: four external, six internal, and one software.

Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt Operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on Use

When the active edge of an external interrupt (INT₀-INT₂, CNTR) is changed or when switching interrupt sources in the same vector address, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 1. Interrupt vector addresses and priority

Interrupt source	Priority	Vector addresses (Note 1)		Interrupt request generating conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable
INT ₀	2	FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT ₀ input	External interrupt (active edge selectable)
INT ₁	3	FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT ₁ input	External interrupt (active edge selectable)
INT ₂	4	FFF7 ₁₆	FFF6 ₁₆	At detection of either rising or falling edge of INT ₂ input	External interrupt (active edge selectable)
Serial I/O1	5	FFF5 ₁₆	FFF4 ₁₆	At completion of serial I/O1 data transfer	Valid when serial I/O1 is selected
Serial I/O2	6	FFF3 ₁₆	FFF2 ₁₆	At completion of serial I/O2 data transfer	Valid when serial I/O2 is selected
Timer 1	7	FFF1 ₁₆	FFF0 ₁₆	At timer 1 underflow	
Timer 2	8	FFEF ₁₆	FFEE ₁₆	At timer 2 underflow	STP release timer underflow
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 underflow	
Timer 4	10	FFEB ₁₆	FFEA ₁₆	At timer 4 underflow	
CNTR	11	FFE9 ₁₆	FFE8 ₁₆	At detection of either rising or falling edge of CNTR input	External interrupt (active edge selectable)
BRK instruction	12	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Note 1. Vector addresses contain interrupt jump destination addresses.

Note 2. Reset function in the same way as an interrupt with the highest priority.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMERS

The 3810 group has four built-in timers : time 1, timer 2, timer 3, and timer 4. All timers are count down. When the timer reaches "00₁₆", at the next count pulse the contents of the corresponding timer latch is loaded into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either high-speed mode or low-speed mode by the CPU mode register.

Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to "FF₁₆", and timer 2 is set to "01₁₆".

Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the P4₇/T_{OUT} pin. The waveform changes polarity each time timer 3 underflows.

The external clock CNTR counts rising edge.




Fig. 8 Structure of timer-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 9 Timer block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

The 3810 group has two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2). Serial I/O1 has the same function as serial I/O2.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019₁₆ and 001D₁₆).




Fig. 10 Serial I/O block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Serial I/O Control Registers] SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.





Fig. 11 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Operation In Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address 001B₁₆ or 001F₁₆). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 12 Serial I/O timing (for LSB first)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**PULSE WIDTH MODULATION (PWM)
 OUTPUT CIRCUIT**

The 3810 group has a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.

The explanation in the rest of this data sheet assumes $f(X_{IN}) = 4\text{MHz}$.




Fig. 13 PWM block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Data Set-up

The PWM output pin also functions as port P6₀. Set port P6₀ to be the PWM output pin by setting bit 0 of the PWM mode register (address 002B₁₆). The high-order eight bits of output data are set in the high-order PWM register PWMH (address 002C₁₆) and the low-order six bits are set in the low-order PWM register PWML (address 002D₁₆).

(2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every 8192 μ s), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every 128 μ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 2. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data (PWML)	Sub-periods t_m Lengthened ($m=0$ to 63)
0 0 0 0 0 0 ^{LSB}	None
0 0 0 0 0 1	$m=32$
0 0 0 0 1 0	$m=16, 48$
0 0 0 1 0 0	$m=8, 24, 40, 56$
0 0 1 0 0 0	$m=4, 12, 20, 28, 36, 44, 52, 60$
0 1 0 0 0 0	$m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62$
1 0 0 0 0 0	$m=1, 3, 5, 7, \dots, 57, 59, 61, 63$

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 16. The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.

The high-order eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau$ (128 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the low-order six bits of data enable the lengthening of the high signal by τ (500ns). As shown in Fig. 13, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 16, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the high-order eight bits of the 14-bit data are 03₁₆ and the low-order six bits are 05₁₆, the length of the "H"-level output in sub-periods $t_8, t_{24}, t_{32}, t_{40}$, and t_{56} is 4τ , and its length 3τ in all other sub-periods.




Fig. 14 PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 15 Structure of PWM mode register




Fig. 16 14-bit PWM timing

COMPARATOR CIRCUIT

Comparator Configuration

The comparator circuit consists of a switch tree, ladder resistors, a comparator, a comparator control circuit, a comparator register (address 0030_{16}), and an analog signal input pin ($P6_6/AN$). The analog signal input pin ($P6_6/AN$) also functions as an ordinary digital port.

Comparator Register (CMP)

The comparator register is a 5-bit register of which bits 0 to 3 can be used to generate internal reference voltages in steps of $1/16 V_{CC}$. The result of the comparison between the analog input voltage and an internal reference voltage is stored in bit 4 of the comparator register.

Comparator Operation

To activate the comparator, first set port $P6_6$ to input mode by setting the corresponding direction register (address $000D_{16}$) to "0"—this ensures that port $P6_6/AN$ is used as an analog voltage input pin. Then write a digital value corresponding to the internal comparison voltage into bits 0 to 3 of the comparator register (address 0030_{16}). This write operation immediately activates the comparison. After 14 cycles of the system clock ϕ (the time required for the comparison), the comparison result is stored in bit 4 of the comparator.

If the analog input voltage is greater than the internal reference voltage, bit 4 is "1"; if it is less than the internal reference voltage, bit 4 is "0". To perform another comparison, the comparator must be written to again, even if the same internal reference voltage is to be used.

Table 3. Correspondence between bits 0 to 3 of the comparator register and internal reference voltage

Comparator register				Internal reference voltage
Bit 3	Bit 2	Bit 1	Bit 0	
0	0	0	0	$1/32V_{CC}$
0	0	0	1	$1/16V_{CC}+1/32V_{CC}$
0	0	1	0	$2/16V_{CC}+1/32V_{CC}$
0	0	1	1	$3/16V_{CC}+1/32V_{CC}$
0	1	0	0	$4/16V_{CC}+1/32V_{CC}$
0	1	0	1	$5/16V_{CC}+1/32V_{CC}$
0	1	1	0	$6/16V_{CC}+1/32V_{CC}$
0	1	1	1	$7/16V_{CC}+1/32V_{CC}$
1	0	0	0	$8/16V_{CC}+1/32V_{CC}$
1	0	0	1	$9/16V_{CC}+1/32V_{CC}$
1	0	1	0	$10/16V_{CC}+1/32V_{CC}$
1	0	1	1	$11/16V_{CC}+1/32V_{CC}$
1	1	0	0	$12/16V_{CC}+1/32V_{CC}$
1	1	0	1	$13/16V_{CC}+1/32V_{CC}$
1	1	1	0	$14/16V_{CC}+1/32V_{CC}$
1	1	1	1	$15/16V_{CC}+1/32V_{CC}$




Fig. 17 Comparator circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

High-Speed Operation Start Mode

In high-speed operation start mode, to reset the microcomputer occurs, the $\overline{\text{RESET}}$ pin is held at an "L" level for $2\mu\text{s}$ or more. Then is returned to an "H" level (the power source voltage should be between 4.0V and 5.5V), reset is released. Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation begins until after 13 X_{IN} clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD_{16} (high-order byte) and address FFFC_{16} (low-order byte).

Low-Speed Operation Start Mode

In low-speed operation start mode, to reset the microcomputer occurs, the $\overline{\text{RESET}}$ pin is held at a "L" level for $2\mu\text{s}$ or more. Then is returned to an "H" level (the power source voltage should be between 2.8V and 5.5V). The X_{CIN} clock does not begin oscillating. In order to give the X_{CIN} time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{\text{CIN}}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD_{16} (high-order byte) and address FFFC_{16} (low-order byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{\text{CIN}})=32.768\text{kHz}$).

Immediately after a poweron, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

Note on Use

Make sure that the reset input voltage is less than 0.8V in high-speed operation start mode, or less than 0.5V in low-speed operation start mode.




Fig. 18 Poweron reset circuit example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

	Address	Register contents
(1) Port P0 register	(0 0 0 0 ₁₆)...	00 ₁₆
(2) Port P1 register	(0 0 0 2 ₁₆)...	00 ₁₆
(3) Port P2 register	(0 0 0 4 ₁₆)...	00 ₁₆
(4) Port P2 direction register	(0 0 0 5 ₁₆)...	0F ₁₆
(5) Port P3 register	(0 0 0 6 ₁₆)...	00 ₁₆
(6) Port P4 register	(0 0 0 8 ₁₆)...	00 ₁₆
(7) Port P4 direction register	(0 0 0 9 ₁₆)...	00 ₁₆
(8) Port P5 register	(0 0 0 A ₁₆)...	00 ₁₆
(9) Port P5 direction register	(0 0 0 B ₁₆)...	00 ₁₆
(10) Port P6 register	(0 0 0 C ₁₆)...	00 ₁₆
(11) Port P6 direction register	(0 0 0 D ₁₆)...	00 ₁₆
(12) Serial I/O1 control register	(0 0 1 9 ₁₆)...	00 ₁₆
(13) Serial I/O2 control register	(0 0 1 D ₁₆)...	00 ₁₆
(14) Timer 1 register	(0 0 2 4 ₁₆)...	FF ₁₆
(15) Timer 2 register	(0 0 2 5 ₁₆)...	01 ₁₆
(16) Timer 3 register	(0 0 2 6 ₁₆)...	FF ₁₆
(17) Timer 4 register	(0 0 2 7 ₁₆)...	FF ₁₆
(18) Timer 12 mode register	(0 0 2 8 ₁₆)...	00 ₁₆
(19) Timer 34 mode register	(0 0 2 9 ₁₆)...	00 ₁₆
(20) PWM control register	(0 0 2 B ₁₆)...	00 ₁₆
(21) Comparator	(0 0 3 0 ₁₆)...	00 ₁₆
(22) High-breakdown-voltage port control register	(0 0 3 8 ₁₆)...	00 ₁₆
(23) Interrupt edge selection register	(0 0 3 A ₁₆)...	00 ₁₆
(24) CPU mode register	(0 0 3 B ₁₆)...	* * 1 0 0 0 0 0
(25) Interrupt request register 1	(0 0 3 C ₁₆)...	00 ₁₆
(26) Interrupt request register 2	(0 0 3 D ₁₆)...	00 ₁₆
(27) Interrupt control register 1	(0 0 3 E ₁₆)...	00 ₁₆
(28) Interrupt control register 2	(0 0 3 F ₁₆)...	00 ₁₆
(29) Processor status register	(P S)...	X X X X X 1 X X
(30) Program counter	(P C _H)...	Contents of address FFFD ₁₆
	(P C _L)...	Contents of address FFFC ₁₆

Note : * : The initial values of bits 7 and 6 of the CPU mode register are determined by a mask option.
X : Undefined
The contents of all other registers and RAM are undefined after a reset, so programs must set their initial values.

Fig. 19 Internal status at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 20 Reset sequence in high-speed operation mode




Fig. 21 Reset sequence in low-speed operation mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

To supply a clock signal externally, input to the X_{IN} (X_{CIN}) pin and make the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

High-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after poweron, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address $003B_{16}$) to "1".

Low-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after poweron, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM_6) of the CPU mode register (address $003B_{16}$) to "0", the set bit 7 (CM_7) to "0". Note that the program must allow time for oscillation to stabilize.

Oscillation Control

Stop Mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level. Timer 1 is set to FF_{16} and timer 2 is set to 01_{16} .

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub-clock (X_{CIN}), a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit 6 (CM_6) of the CPU mode register ($003B_{16}$) to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drivability can be reduced, allowing even lower power con-

sumption ($20\mu A$ with $f(X_{CIN}) = 32kHz$). To reduce the X_{CIN} - X_{COUT} drivability, clear bit 5 (CM_5) of the CPU mode register ($003B_{16}$) to "0". At reset or when a STP instruction is executed, this bit is set to "1" and strong drivability is selected to help the oscillation to start.




Fig. 22 Ceramic resonator circuit




Fig. 23 External clock input circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 24 System clock generating circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



The example assumes that 4 MHz is being applied to the X_{IN} pin and 32 kHz to the X_{CIN} pin.

- Note 1. When the STP state is ended, a delay of approximately 2ms is automatically generated by timer 1 and timer 2.
- Note 2. The delay after the STP state ends is approximately 0.25s.
- Note 3. If the internal clock ϕ divided by 8 is used as the timer count source, the frequency of the count source is $f(X_{CIN})/16$.
- Note 4. Specify this option when ordering a mask ROM version.

Fig. 25 State transitions of system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

NOTES ON PROGRAMMING
Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

Multiplication and Division Instructions

The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- the data transfer instruction (LDA, etc.)
- the operation instruction when the index X mode flag (T) is "1"
- the addressing mode which uses the value of a direction register as an index.
- the bit-test instruction (BBC or BBS, etc.) to a direction register
- the read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Do not write "1" to bit 0 of the port P4 direction register (address 0009₁₆).

Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.

At the STP Instruction Release

At the STP instruction release, all bits of the timer 12 mode register are cleared.

The X_{COUT} drivability selection bit (the CPU mode register) is set to "1" (high drive) in order to start oscillating.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

- Operation start mode switching option

PROM Programming Method

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
64P4B, 64S1B	PCA4738S-64A
64P6N-A	PCA4738F-64A
64D0	PCA4738L-64A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 26 is recommended to verify programming.




Fig. 26 Programming and testing of One Time PROM version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Power source voltage	All voltages are based on the V_{SS} . Output transistors are cut off.	-0.3 to 7.0	V
V_{EE}	Pull-down power source voltage		$V_{CC}-40$ to $V_{CC}+0.3$	V
V_I	Input voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇		-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage P4 ₀		-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage RESET, X _{IN}		-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage X _{CIN}		-0.3 to $V_{CC}+0.3$	V
V_O	Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇		$V_{CC}-40$ to $V_{CC}+0.3$	V
V_O	Output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , X _{OUT} , X _{COUT}		-0.3 to $V_{CC}+0.3$	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000 (Note 1)	mW
T_{opr}	Operating temperature		-10 to 85	°C
T_{stg}	Storage temperature		-40 to 125	°C

Note 1. 600mW in case of the flat package.

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 4.0$ to 5.5V , $T_a = -10$ to 85°C , unless otherwise noted)

Symbol	Parameter	Limits			Unit	
		Min.	Typ.	Max.		
V_{CC}	Power source voltage	High-speed operation mode	4.0	5.0	5.5	V
		Low-speed operation mode	2.8	5.0	5.5	
V_{SS}	Power source voltage		0		V	
V_{EE}	Pull-down power supply voltage	$V_{CC}-38$		V_{CC}	V	
V_{IA}	Analog input voltage	0		V_{CC}	V	
V_{IH}	"H" input voltage P2 ₄ -P2 ₇	$0.4V_{CC}$		V_{CC}	V	
V_{IH}	"H" input voltage P4 ₀	$0.75V_{CC}$		V_{CC}	V	
V_{IH}	"H" input voltage P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	$0.75V_{CC}$		V_{CC}	V	
V_{IH}	"H" input voltage RESET	$0.8V_{CC}$		V_{CC}	V	
V_{IH}	"H" input voltage X _{IN} , X _{CIN}	$0.8V_{CC}$		V_{CC}	V	
V_{IL}	"L" input voltage P2 ₄ -P2 ₇	0		$0.16V_{CC}$	V	
V_{IL}	"L" input voltage P4 ₀	0		$0.25V_{CC}$	V	
V_{IL}	"L" input voltage P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	0		$0.25V_{CC}$	V	
V_{IL}	"L" input voltage RESET	0		$0.2V_{CC}$	V	
V_{IL}	"L" input voltage X _{IN} , X _{CIN}	0		$0.2V_{CC}$	V	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=4.0$ to $5.5V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$\Sigma I_{OH(peak)}$	"H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇			-240	mA
$\Sigma I_{OH(peak)}$	"H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-60	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇			100	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current P6 ₀			3.0	mA
$\Sigma I_{OH(avg)}$	"H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇			-120	mA
$\Sigma I_{OH(avg)}$	"H" total average output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-30	mA
$\Sigma I_{OL(avg)}$	"L" total average output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇			50	mA
$\Sigma I_{OL(avg)}$	"L" total average output current P6 ₀			1.5	mA
$I_{OH(peak)}$	"H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ (Note 2)			-40	mA
$I_{OH(peak)}$	"H" peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-10	mA
$I_{OL(peak)}$	"L" peak output current P2 ₄ -P2 ₇ , P6 ₁ -P6 ₇			10	mA
$I_{OL(peak)}$	"L" peak output current P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇			10	mA
$I_{OL(peak)}$	"L" peak output current P6 ₀			3.0	mA
$I_{OH(avg)}$	"H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 3) P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇			-18	mA
$I_{OH(avg)}$	"H" average output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-5.0	mA
$I_{OL(avg)}$	"L" average output current P2 ₄ -P2 ₇ , P6 ₁ -P6 ₇			5.0	mA
$I_{OL(avg)}$	"L" average output current P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇			10	mA
$I_{OL(avg)}$	"L" average output current P6 ₀			1.5	mA
$f(CNTR)$	Clock input frequency for timers 4 (duty cycle 50%)			250	kHz
$f(X_{IN})$	Main clock input oscillation frequency (Note 4)			4.2	MHz
$f(X_{CIN})$	Sub-clock input oscillation frequency (Note 4, 5)		32,768	50	kHz

- Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ns. The total peak current is the peak value of all the currents.
2. The peak output current is the peak current flowing in each port.
3. The average output current is an average value measured over 100ms.
4. When the oscillation frequency has a duty cycle of 50%.
5. When using the microcomputer in low-speed mode, make sure that the sub-clock input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	"H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇	$I_{OH} = -18mA$, $V_{CC} = 4.5$ to $5.5V$	$V_{CC} - 2.0$			V
V_{OH}	"H" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇	$I_{OH} = -10mA$, $V_{CC} = 4.5$ to $5.5V$	$V_{CC} - 2.0$			V
V_{OL}	"L" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇	$I_{OL} = 10mA$, $V_{CC} = 4.5$ to $5.5V$			2.0	V
V_{OL}	"L" output voltage P6 ₀	$I_{OL} = 1.5mA$, $V_{CC} = 4.5$ to $5.5V$			0.5	V
$V_{T+} - V_{T-}$	Hysteresis $\overline{INT_0}$ - $\overline{INT_2}$, S_{IN1} , S_{IN2} , CLK1, CLK2, CNTR	When using a non-port function		0.4		V
$V_{T+} - V_{T-}$	Hysteresis \overline{RESET} , X_{IN}	\overline{RESET} : $V_{CC} = 2.8V$ to $5.5V$		0.5		V
$V_{T+} - V_{T-}$	Hysteresis X_{CIN}			0.5		V
I_{IH}	"H" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	$V_I = V_{CC}$			5.0	μA
I_{IH}	"H" input current P4 ₀	$V_I = V_{CC}$			5.0	μA
I_{IH}	"H" input current \overline{RESET} , X_{CIN}	$V_I = V_{CC}$			5.0	μA
I_{IH}	"H" input current X_{IN}	$V_I = V_{CC}$		4		μA
I_{IL}	"L" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	$V_I = V_{SS}$			-5.0	μA
I_{IL}	"L" input current P4 ₀	$V_I = V_{SS}$			-5.0	μA
I_{IL}	"L" input current \overline{RESET} , X_{CIN}	$V_I = V_{SS}$			-5.0	μA
I_{IL}	"L" input current X_{IN}	$V_I = V_{SS}$		-4		μA
I_{LOAD}	Output load current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇	$V_{EE} = V_{CC} - 36V$, $V_O = V_{CC}$, With output transistors off	150	500	900	μA
I_{LEAK}	Output leakage current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇	$V_{EE} = V_{CC} - 38V$, $V_O = V_{CC} - 38V$, With output transistors "off" (Except for reset)			-10	μA
V_{RAM}	RAM hold voltage	When clock is stopped	2.0		5.5	V
I_{CC}	Power source current	In high-speed operation mode $f(X_{IN}) = 4MHz$ $f(X_{CIN}) = 32kHz$ Output transistors "off" Comparator operating		5	10	mA
		In high-speed operation mode $f(X_{IN}) = 4MHz$ (in WIT state) $f(X_{CIN}) = 32kHz$ Output transistors "off" Comparator stopped		1		mA
		In low-speed operation mode $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32kHz$ Low-power dissipation mode set ($CM_5 = 0$) Output transistors "off"		60	200	μA
		In low-speed operation mode $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32kHz$ (in WIT state) Low-power dissipation mode set ($CM_5 = 0$) Output transistors "off"		20	40	μA
		All oscillation stopped (in STP state) Output transistors "off"	$T_a = 25^\circ C$		0.1	1.0
	$T_a = 85^\circ C$			10		

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

COMPARATOR CHARACTERISTICS

(V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				4	Bits
—	Absolute accuracy				1/2	LSB
T _{CONV}	Conversion time				7	μs
I _{IA}	Analog port input current				5.0	μA
R _{LADDER}	Ladder resistor			30		kΩ

TIMING REQUIREMENTS (V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t _{W(RESET)}	Reset input "L" pulse width		2			μs
t _{C(XIN)}	Main clock input cycle time (X _{IN} input)		238			ns
t _{WH(XIN)}	Main clock input "H" pulse width		60			ns
t _{WL(XIN)}	Main clock input "L" pulse width		60			ns
t _{C(XCIN)}	Sub-clock input cycle time (X _{CIN} input)		20			μs
t _{WH(XCIN)}	Sub-clock input "H" pulse width		5			μs
t _{WL(XCIN)}	Sub-clock input "L" pulse width		5			μs
t _{C(CNTR)}	CNTR input cycle time		4			μs
t _{WH(CNTR)}	CNTR input "H" pulse width		1.6			μs
t _{WL(CNTR)}	CNTR input "L" pulse width		1.6			μs
t _{WH(INT)}	INT ₀ -INT ₂ input "H" pulse width		80			ns
t _{WL(INT)}	INT ₀ -INT ₂ input "L" pulse width		80			ns
t _{C(SCLK)}	Serial I/O clock input cycle time		1			μs
t _{WH(SCLK)}	Serial I/O clock input clock "H" pulse width		400			ns
t _{WL(SCLK)}	Serial I/O clock input clock "L" pulse width		400			ns
t _{SU(SCLK-SIN)}	Serial I/O input setup time		200			ns
t _{H(SCLK-SIN)}	Serial I/O input hold time		200			ns

SWITCHING CHARACTERISTICS (V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t _{WH(SCLK)}	Serial I/O clock output "H" pulse width	C _L =100pF, R _L =1kΩ	t _{C(SCLK)} /2-160			ns
t _{WL(SCLK)}	Serial I/O clock output "L" pulse width	C _L =100pF, R _L =1kΩ	t _{C(SCLK)} /2-160			ns
t _{d(SCLK-SOUT)}	Serial I/O output delay time				0.2t _C	ns
t _{V(SCLK-SOUT)}	Serial I/O output hold time		0			ns
t _{f(SCLK)}	Serial I/O clock output falling time	C _L =100pF, R _L =1kΩ			40	ns
t _{r(Pch-strg)}	P-channel high-breakdown voltage output rising time (Note 1)	C _L =100pF, V _{EE} =V _{CC} -36V		55		ns
t _{r(Pch-weak)}	P-channel high-breakdown voltage output rising time (Note 2)	C _L =100pF, V _{EE} =V _{CC} -36V		1.8		μs

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "0".2. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1".

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 27 Output switching characteristics measurement circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING CHART

