

STS5NS150

N-CHANNEL 150V - 0.075 Ω - 5A SO-8 LOW GATE CHARGE STripFET™ II POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	
STS5NS150	150 V	<0.1 Ω	5 A	


- TYPICAL $R_{DS}(on) = 0.075 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION

DESCRIPTION


This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced highefficiency, high-frequency isolated DC-DC converters for Telecom and Computer applications. It is also intended for any applications with low gate drive requirements.

APPLICATIONS

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	150	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	150	V
V_{GS}	Gate- source Voltage	± 20	V
I _D	Drain Current (continuous) at T _C = 25°C	5	A
I _D	Drain Current (continuous) at T _C = 100°C	3	A
I _{DM} (•)	Drain Current (pulsed)	20	A
P _{tot}	Total Dissipation at T _C = 25°C	2.5	W
	Derating Factor	0.02	W/°C
T _{stg}	Storage Temperature	-55 to 150	°C
Tj	Operating Junction Temperature	-33 to 130	

^(•) Pulse width limited by safe operating area.

May 2002 1/8

.

STS5NS150

THERMAL DATA

Rthj-amb ((*)Thermal Resistance Junction-ambient	Max	50	°C/W
------------	--	-----	----	------

^(*) When mounted on FR-4 board with 0.5 in2 pad of Cu.

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	5	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	500	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25 \, ^{\circ}\text{C}$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu\text{A}, \ V_{GS} = 0$	150			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating T_C = 125$ °C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V	I _D = 2.5 A		0.075	0.1	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $V_{GS} = 4 \text{ V}$		5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1 MHz$, $V_{GS} = 0$		990 175 110		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{array}{ccc} V_{DD} = 75 \text{ V} & I_D = 2.5 \text{ A} \\ R_G = 4.7 \; \Omega & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 1)} \end{array}$		12 2.8		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 120V I _D = 5A V _{GS} = 10V (see test circuit, Figure 2)		65 5.5 2.7		nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$\begin{array}{ccc} V_{DD} = 75 \text{ V} & I_D = 2.5 \text{ A} \\ R_G = 4.7\Omega, & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 1)} \end{array}$		50 12		ns ns
$t_{r(Voff)} \ t_{f} \ t_{c}$	Turn-off Delay Time Fall Time Cross-over Time	$V_{clamp} = 120 \text{ V}$ $I_D = 5 \text{ A}$ $R_G = 4.7\Omega$, $V_{GS} = 10 \text{ V}$ (Inductive Load, Figure 5)		11 17 36		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				5 20	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 5 A V _{GS} = 0			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 5 \text{ A}$ di/dt = 100A/ μ s $V_{DD} = 30 \text{ V}$ $T_j = 150^{\circ}\text{C}$ (see test circuit, Figure 3)		150 712 9.5		ns nC A


^(*)Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

(•)Pulse width limited by safe operating area.

Safe Operating Area




Thermal Impedance




477


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature



Source-drain Diode Forward Characteristics



Normalized on Resistance vs Temperature



Normalized Breakdown Voltage Temperature




Fig. 1: Switching Times Test Circuits For Resistive Load




Fig. 2: Gate Charge test Circuit






Fig. 3: Test Circuit For Diode Recovery Behaviour



SO-8 MECHANICAL DATA

DIM.		mm			inch			
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А			1.75			0.068		
a1	0.1		0.25	0.003		0.009		
a2			1.65			0.064		
a3	0.65		0.85	0.025		0.033		
b	0.35		0.48	0.013		0.018		
b1	0.19		0.25	0.007		0.010		
С	0.25		0.5	0.010		0.019		
c1			45	(typ.)				
D	4.8		5.0	0.188		0.196		
Е	5.8		6.2	0.228		0.244		
е		1.27			0.050			
e3		3.81			0.150			
F	3.8		4.0	0.14		0.157		
L	0.4		1.27	0.015		0.050		
М			0.6			0.023		
S		8 (max.)						



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com