

8-Bit LCD Type MCU

Features

- Operating voltage: 2.2V~5.5V for HT49R30A-1/HT49C30-1 1.2V~2.2V for HT49C30L
- 6 input lines
- 8 bidirectional I/O lines
- Two external interrupt input
- One 8-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 19×2, 19×3 or 18×4 segments
- 2K×14 program memory ROM
- 96×8 data memory RAM
- Real Time Clock (RTC)
- 8-bit prescaler for RTC
- Watchdog Timer
- Buzzer output


- On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 4-level subroutine nesting
- Bit manipulation instruction
- 14-bit table read instruction
- Up to 0.5µs instruction cycle with 8MHz system clock for HT49R30A-1/HT49C30-1
- Up to 8μs instruction cycle with 500kHz system clock for HT49C30L
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset/detector for HT49R30A-1/HT49C30-1
- 48-pin SSOP package

General Description

The HT49C30-1 and the HT49C30L are 8-bit high performance single chip microcontrollers. The HT49R30A-1 is the OTP version of the HT49C30-1. Its single cycle instruction and two-stage pipeline architecture make it suitable for high speed applications. The devices are also suitable for use in multiple LCD low power applications such as scales, leisure products, high-level household appliances, hand held LCD products and batteries operated systems in particular.



Block Diagram






Pin Assignment

PA0/BZ	1	48 RES
PA1/BZ	2	47 OSC1
PA2	3	46 OSC2
PA3/PFD	4	45 VDD
PA4	5	44 🗆 OSC3
PA5	6	43 🗆 OSC4
PA6	7	42 SEG0
PA7	8	41 SEG1
PB0/INT0	9	40 🗆 SEG2
PB1/INT1	10	39 🗆 SEG3
PB2/TMR	11	38 🗆 SEG4
PB3 🗆	12	37 🗖 SEG5
PB4	13	36 🗆 SEG6
PB5	14	35 🗖 SEG7
VSS 🗆	15	34 🗆 SEG8
VLCD	16	33 🗆 SEG9
V1 🗆	17	32 SEG10
V2 🗆	18	31 SEG11
C1 🗆	19	30 SEG12
C2 🗆	20	29 🗆 SEG13
COM0	21	28 🗆 SEG14
COM1	22	27 🗖 SEG15
COM2	23	26 🗆 SEG16
SEG18/COM3	24	25 SEG17

HT49R30A-1/HT49C30-1/HT49C30L - 48 SSOP-A


Pad Assignment

HT49C30-1





HT49C30L



* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high or None CMOS or NMOS	PA0~PA7 constitute an 8-bit bidirectional input/output port with Schmitt trig- ger input capability. Each bit on port can be configured as a wake-up input by options. PA0~PA3 can be configured as a CMOS output or NMOS input/out- put with or without pull-high resistor by options. PA4~PA7 are always pull-high NMOS input/output. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by options. PA3 can be set as an I/O pin or as a PFD output also by options.
PB0/ <u>INT0</u> PB1/INT1 PB2/TMR PB3~PB5	I	_	PB0~PB5 constitute a 6-bit Schmitt trigger input port. Each bit on port are with pull-high resistor. Of the six bits, PB0 and PB1 can be set as input pins or as external interrupt control pins (INT0) and (INT1) respectively, by software application. PB2 can be set as an input pin or as a timer/event counter input pin TMR also by software application.
VSS	_	_	Negative power supply, ground
VLCD	I		LCD power supply for HT49R30A-1/HT49C30-1. Voltage pump for HT49C30L.
V2	I		Voltage pump for HT49R30A-1/HT49C30-1. LCD power supply for HT49C30L.
V1,C1,C2	1	_	Voltage pump
SEG18/COM3 COM2~COM0	0	1/2 or 1/3 or 1/4 Duty	SEG18 can be set as a segment or as a common output driver for LCD panel by options. COM2~COM0 are outputs for LCD panel plate.
SEG17~SEG0	0	_	LCD driver outputs for LCD panel segments

Pad Description



Pad Name	I/O	Options	Description
OSC4 OSC3	0 1	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options).
VDD	_		Positive power supply
OSC2 OSC1	0	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating.
RES	I		Schmitt trigger reset input, active low

Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to	5.5V*	Supply Voltage	V _{SS} –0.3V to 2.2V**
Storage Temperature50°C to 1	25°C	Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V
Operating Temperature40°C to	85°C		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. "*" For HT49R30A-1/HT49C30-1

"**" For HT49C30L

D.C. Characteristics

$V_{\text{DD}}\text{=}1.5V$ for HT49C30L, $V_{\text{DD}}\text{=}3V$ & $V_{\text{DD}}\text{=}5V$ for HT49R30A-1 and HT49C30-1

Ta=25°C

Symbol	Devenetor		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	\mathbf{V}_{DD}	Conditions	win.	Тур.	wax.	Unit
			for HT49C30L	1.2		2.2	V
V _{DD}	Operating Voltage	_	LVR disable (for HT49R30A-1/HT49C30-1)	2.2		5.5	V
		1.5V	No load, f _{SYS} =455kHz	_	60	100	μA
I _{DD1}	Operating Current (Crystal OSC)	3V		_	1	2	mA
		5V	No load, f _{SYS} =4MHz	_	3	5	mA
		1.5V	No load, f _{SYS} =400kHz	_	50	100	μA
I _{DD2}	Operating Current (RC OSC)	3V		_	1	2	mA
		5V	No load, f _{SYS} =4MHz	_	3	5	mA
		1.5V			2.5	4	μA
I _{DD3}	Operating Current (f _{SYS} =32768Hz)	3V	No load		0.3	0.6	mA
	(313 021 001 2)	5V			2	4	mA
		1.5V			0.1	0.5	μA
I _{STB1}	Standby Current (*f _S =T1)	3V	No load, system HALT, LCD off at HALT	_		1	μA
	(,	5V		_		2	μA



	_		Test Conditions		_		Unit
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
		1.5V		_	1	2	μA
I _{STB2}	Standby Current (*f _S =32.768kHz OSC)	3V	No load, system HALT, LCD on at HALT, C type		2.5	5	μA
		5V		_	6	10	μA
		1.5V		_	0.5	1	μA
I _{STB3}	Standby Current (*f _S =WDT RC OSC)	3V	No load, system HALT LCD on at HALT, C type	_	2	5	μA
		5V		_	6	10	μA
	Standby Current	3V	No load, system HALT,	_	17	30	μA
I _{STB4}	(*f _S =32.768kHz OSC)	5V	LCD on at HALT, R type, 1/2 bias	_	34	60	μA
	Standby Current	3V	No load, system HALT,		13	25	μA
I _{STB5}	(*f _S =32.768kHz OSC)	5V	LCD on at HALT, R type, 1/3 bias		28	50	μA
	Standby Current	3V	No load, system HALT,		14	25	μA
I _{STB6}	(*f _S =WDT RC OSC)	5V	LCD on at HALT, R type, 1/2 bias		26	50	μA
	Standby Current	3V	No load, system HALT,		10	20	μA
I _{STB7}	(*f _S =WDT RC OSC)	5V	LCD on at HALT, R type, 1/3 bias		19	40	μA
		1.5V		0		0.3V _{DD}	V
V _{IL1}	Input Low Voltage for I/O Ports, TMR and INT	3V		0		0.3V _{DD}	V
		5V		0		0.3V _{DD}	V
		1.5V		0.7V _{DD}		V _{DD}	V
V _{IH1}	Input High Voltage for I/O	3V		0.7V _{DD}	_	V _{DD}	V
	Ports, TMR and INT	5V		0.7V _{DD}		V _{DD}	V
		1.5V		0		0.4V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	3V		0		0.4V _{DD}	V
		5V		0	_	0.4V _{DD}	V
		3V		0.9V _{DD}		V _{DD}	V
V _{IH2}	Input High Voltage (RES)	1.5V		0.9V _{DD}		V _{DD}	V
		5V		0.9V _{DD}		V _{DD}	V
		1.5V		0.4	0.8	_	mA
I _{OL1}	I/O Port Sink Current	3V	V _{OL} =0.1V _{DD}	6	12	_	mA
		5V		10	25	_	mA
		1.5V		-0.3	-0.6	_	mA
I _{OH1}	I/O Port Source Current	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
				-5	-8	_	mA
	LCD Comment and Segment	3V	N/ 0.4N/	210	420	_	μA
I _{OL2}	Current	5V	V _{OL} =0.1V _{DD}	350	700	_	μA
	LCD Comment and Segment	3V		-80	-160	_	μA
I _{OH2}	Current	5V	V _{OH} =0.9V _{DD}	-180	-360		μΑ



Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	\mathbf{V}_{DD}	Conditions	win.			Unit
				75	150	300	kΩ
R _{PH}	Pull-high Resistance of I/O Ports and INT0, INT1	3V	—	40	60	80	kΩ
		5V		10	30	50	kΩ
V _{LVR}	Low Voltage Reset Voltage	_		2.7	3.2	3.6	V
V _{LVD}	Low Voltage Detector Voltage			3.0	3.3	3.6	V

Note: t_{SYS}=1/f_{SYS}

"*f_S" please refer to the clock option of WDT

A.C. Characteristics

Test Conditions Symbol Parameter Min. Тур. Max. Unit V_{DD} Conditions 1.5V 400 500 kHz ____ f_{SYS1} System Clock (Crystal OSC) 3V 400 4000 kHz 5V 400 8000 kHz 1.5V 400 500 kHz ____ System Clock (RC OSC) 3V 400 4000 kHz f_{SYS2} ____ 5V 400 8000 ____ kHz System Clock 32768 f_{SYS3} Hz (32768Hz Crystal OSC) **RTC Frequency** 32768 Hz f_{RTCOSC} ____ ____ _ 500 1.5V 0 kHz **f**_{TIMER} Timer I/P Frequency 3V 0 4000 kHz ____ 8000 5V 0 kHz ____ 1.5V 35 70 140 μS t_{WDTOSC} Watchdog Oscillator 3V 45 90 180 μS 5V 35 130 65 μs For HT49C30L 10 ____ μs t_{RES} External Reset Low Pulse Width ____ For HT49R30A-1/HT49C30-1 1 ____ ____ μs t_{SST} System Start-up Timer Period Wake-up from HALT 1024 t_{SYS} ____ ____ ____ 1.5V 35 70 140 ms t_{OPD} **Option Load Time During Reset** 3V 45 90 180 ms 5V 35 70 140 ms For HT49C30L 10 ____ μs Interrupt Pulse Width t_{INT} ____ For HT49R30A-1/HT49C30-1 1 ____ ____ μs

Note: t_{SYS}=1/f_{SYS}

Ta=25°C



Functional Description

Execution flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.


Program counter – PC

The program counter (PC) is of 11 bits wide and controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 2048 addresses. After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by one. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed with the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.



Mode					Prog	ram Co	unter				
Mode	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	1	1	0	0
Time Base Interrupt	0	0	0	0	0	0	1	0	0	0	0
RTC Interrupt	0	0	0	0	0	0	1	0	1	0	0
Skip	PC+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution flow

Program counter

Note: *10~*0: Program counter bits

#10~#0: Instruction code bits

S10~S0: Stack register bits

@7~@0: PCL bits



When a control transfer takes place, an additional dummy cycle is required.

Program memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits which are addressed by the PC and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H


Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.


Location 004H

Location 004H is reserved for the external interrupt service program. If the INTO input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

Location 008H

Location 008H is reserved for the external interrupt service program also. If the $\overline{INT1}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.





Location 00CH

Location 00CH is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H

Location 010H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH, and the remaining 2 bit is read as "0". The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

Stack register – STACK

The stack register is a special part of the memory used to save the contents of the PC. The stack is organized into 4 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At a commencement of a subroutine call or an interrupt acknowledgment, the contents of the PC is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the PC is

Instruction(s)											
instruction(s)	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: *10~*0: Table location bits

@7~@0: Table pointer bits



restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent four return addresses are stored).

Data memory - RAM

The data memory (RAM) is designed with 113×8 bits, and is divided into two functional groups, namely special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.


Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a timer/event counter (TMR;0DH), a timer/event counter control register (TMRC;0EH), I/O registers (PA;12H, PB;14H), and Interrupt control register 1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 20H to 7FH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, each bit in the RAM can be set and reset by "SET [m].i" and "CLR [m].i" They are also indirectly accessible through the Memory pointer register 0 (MP0;01H) or the Memory pointer register 1 (MP1;03H).

Indirect addressing register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 (7-bit) and MP1 (7-bit), used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory,



RAM mapping

while MP1 can be applied to data memory and LCD display memory.

Accumulator – ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)



The ALU not only saves the results of a data operation but also changes the status register.

Status register - STATUS

The status register (0AH) is of 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PD), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PD flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PD flags. Operations related to the status register, however, may yield different results from those intended. The TO and PD flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The device provides two external interrupts, an internal timer/event counter interrupt, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the PC onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the PC is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{INT0}$ or $\overline{INT1}$, and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 6 of INTCO), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is

Labels	Bits	Function
с	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by either a system power-up or executing the "CLR WDT" instruction. PD is set by executing the "HALT" instruction.
то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
_	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

Status register



Register	Bit No.	Label	Function
	0	EMI	Control the master (global) interrupt (1=enabled; 0=disabled)
	1	EEI0	Control the external interrupt 0 (1=enabled; 0=disabled)
	2	EEI1	Control the external interrupt 1 (1=enabled; 0=disabled)
INTC0	3	ETI	Control the timer/event counter interrupt (1=enabled; 0=disabled)
(0BH)	4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)
	5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)
	6	TF	Internal timer/event counter request flag (1=active; 0=inactive)
	7		Unused bit, read as "0"
	0	ETBI	Control the time base interrupt (1=enabled; 0:disabled)
	1	ERTI	Control the real time clock interrupt (1=enabled; 0:disabled)
INTC1	2, 3	_	Unused bit, read as "0"
(1EH)			Time base request flag (1=active; 0=inactive)
	5	RTF	Real time clock request flag (1=active; 0=inactive)
	6, 7		Unused bit, read as "0"

INTC register

not full, and the TF bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (TF) is reset, and the EMI bit is cleared to disable further interrupts.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 4 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 10H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 5 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the

priorities in the following table apply. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	External interrupt 0	1	04H
b	External interrupt 1	2	08H
с	Timer/event counter overflow	3	0CH
d	Time base interrupt	4	10H
е	Real time clock interrupt	5	14H

The timer/event counter interrupt request flag (TF), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable timer/event counter interrupt bit (ETI), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ETI, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, TF, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. At this time, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

Oscillator configuration

The device provides three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator only) and ignores external signal to conserve power. The 32768Hz crystal oscillator (system oscillator) still runs at HALT mode. If the 32768Hz crystal oscillator is not stopped; but the instruction execution is stopped. Since the (used as system oscillator or oscillator) is also designed for timing purposes, the internal timing (RTC, time base, WDT) operation still runs even if the system enters the HALT mode.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $24k\Omega$ to $1M\Omega$ for HT49R30A-1/HT49C30-1 and from $560k\Omega$ to $1M\Omega$ for HT49C30L. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two ex-

ternal capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately $78\mu s$. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer – WDT


The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

The WDT time-out period is $f_S/2^{15} \sim f_S/2^{16}$.

If the WDT clock source chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "HALT" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by an external logic.

When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can stop the system clock.

The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the PC and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e.,





external reset (a low level to $\overline{\text{RES}}$), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options – "CLR WDT" times selection option . If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

Multi-function timer


The device provides a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of a 8-stage divider and an 7-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for LCD driver circuits, and a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for the buzzer output by options. It is recommended to select a near 4kHz signal to LCD driver circuits for proper display.

Time base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $/2^{12}$ to $f_S/2^{15}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 4 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 10H occurs.

Real time clock – RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_S/2^8$ to $f_S/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The real time clock time-out signal also can be applied to be a clock source of timer/event counter for getting a longer time-out period.





RT2	RT1	RT0	RTC Clock Divided Factor	
0	0	0	2 ⁸ *	
0	0	1	2 ⁹ *	
0	1	0	2 ¹⁰ *	
0	1	1	2 ¹¹ *	
1	0	0	2 ¹²	
1	0	1	2 ¹³	
1	1	0	2 ¹⁴	
1	1	1	2 ¹⁵	

Note: "*" not recommended for use

Power down operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT or RTC oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PD flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequences may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awaken using that interrupt.

HT49R30A-1/HT49C30-1/HT49C30L

If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.


To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- · WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the PC and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PD and TO flags, the program can distinguish between different "chip resets".



Reset circuit

то	PD	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES Wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT Wake-up HALT

Note: "u" stands for "unchanged"


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state. Awaking from the HALT state, the SST delay is added.

An extra option load time delay is added during reset and power on.




The functional unit chip reset status is shown below.

PC	000H	
Interrupt	Disabled	
Prescaler, Divider	Cleared	
WDT, RTC, Time Base	Cleared. After master reset, WDT starts counting	
Timer/Event Counter	Off	
Input/output Ports	Input mode	
SP	Points to the top of the stack	



Reset timing chart



Reset configuration

Register Reset (Power On)		WDT Time-out (Norma Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	XXXX XXXX	սսսս սսսս	սսսս սսսս	սսսս սսսս	սսսս սսսս
TMRC	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	0000H	0000H	0000H	0000H	0000H
MP0	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
MP1	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
BP	0	0	0	0	u
ACC	xxxx xxxx	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
TBLP	xxxx xxxx	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000	0000	0000	0000	uuuu
RTCC	00 0111	00 0111	00 0111	00 0111	uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน

The states of the registers are summarized below:

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



Timer/Event Counter

One timer/event counters is implemented in the device. It contains an 8-bit programmable count-up counter.

The timer/event counter clock source may come from the system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by options. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are two registers related to the timer/event counter, i.e., TMR ([0DH]) and TMRC ([0EH]). There are also two physical registers which are mapped to TMR location; writing TMR places the starting value in the timer/event counter preload register, while reading it yields the contents of the timer/event counter. TMRC is a timer/event counter control register used to define some options.

The TN0 and TN1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external TMR pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal TMR, and the counting is based on the internal selected clock source.


In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (TF; bit 6 of INTC0).


In the pulse width measurement mode with the values of the TON and TE bits equal to one, after the TMR has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR returns to the original level and resets the TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be made until the TON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting according not to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions. The overflow of the Timer/Event Counter is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. No matter what the operation mode is, writing a 0 to ETI disables the related interrupt service. When the PFD function is selected, executing "CLR [PA].3" instruction to enable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR) is read, the clock is blocked to avoid errors. As this may results in a counting error, blocking of the clock should be taken into account by the programmer.







Label (TMR0C)	Bits	Function
	0~2	Unused bit, read as "0"
TE	3	To define the TMR0 active edge of timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)
TN2	5	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0=RTC outputs; 1= system clock or system clock/4)
TN0 TN1	6 7	To define the operating mode (TN1, TN0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused

TMRC register

It is strongly recommended to load a desired value into the TMR register first, then turn on the related timer/event counter for proper operation, because the initial value of TMR is unknown.

Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

Input/output ports

There are a 8-bit bidirectional input/output port, an 6-bit input port in the device, labeled PA, PB which are mapped to [12H], [14H] of the RAM, respectively. PA0~PA3 can be configured as CMOS (output) or NMOS (input/output) with or without pull-high resistor by options. PA4~PA7 are always pull-high and NMOS (input/output).

If you choose NMOS (input), each bit on the port (PA0~PA7) can be configured as a wake-up input. PB can only be used for input operation. All the ports for the input operation (PA, PB), are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H or 14H).

For PA output operation, all data are latched and remain unchanged until the output latch is rewritten.

When the PA structures are open drain NMOS type, it should be noted that, before reading data from the pads, a "1" should be written to the related bits to disable the NMOS device. That is executing first the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable data.

After chip reset, these input lines remain at the high level or are left floating (by options). Each bit of these output latches can be set or cleared by the "MOV [m], A" (m=12H) instruction.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator. When a PA line is used as an I/O line, the related PA line options should be configured as NMOS with or without pull-high resistor. Once a PA line is selected as a CMOS output, the I/O function cannot be used.

The input state of a PA line is read from the related PA pad. When the PA is configured as NMOS with or without pull-high resistor, one should be careful when applying a read-modify-write instruction to PA. Since the read-modify-write will read the entire port state (pads state) firstly, execute the specified instruction and then write the result to the port data register. When the read operation is executed, a fault pad state (caused by the load effect or floating state) may be read. Errors will then occur.

There are three function pins that share with the PA port: PA0/BZ, PA1/ $\overline{\text{BZ}}$ and PA3/PFD.

The BZ and $\overline{\text{BZ}}$ are buzzer driving output pair and the PFD is a programmable frequency divider output. If the user wants to use the BZ/ $\overline{\text{BZ}}$ or PFD function, the related PA port should be set as a CMOS output. The buzzer output signals are controlled by PA0 and PA1 data registers and defined in the following table.

PA1 Data Register	PA0 Data Register	PA0/PA1 Pad State
0	0	PA0=BZ, PA1=BZ
1	0	PA0=BZ, PA1=0
Х	1	PA0=0, PA1=0

Note: "X" stands for "unused"





The PFD output signal function is controlled by the PA3 data register and the timer/event counter state. The PFD output signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	Х	0	U	Х
OFF	Х	1	0	Х
ON	Ν	0	PFD	f _{INT} /[2×(256–N)]
ON	Ν	1	0	Х

Note: "X" stands for unused

[&]quot;U" stands for unknown






PB Input ports

LCD display memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 52H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "01H", any data written into 40H~52H will effect the LCD display. When the BP is cleared to "00H", any data written into 40H~52H means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.





LCD driver output

The output number of the device LCD driver can be 19×2 or 19×3 or 18×4 by options (i.e., 1/2 duty, 1/3 duty or 1/4duty). The bias type of LCD driver can be "R" type (for HT49R30A-1/HT49C30-1) or "C" type. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The bias voltage of LCD driver can be 1/2 bias or 1/3 bias by options.

VA

VB

During a reset pulse

COM0,COM1,COM2

All LCD driver outputs

Normal operation mode

COM0

COM1

COM2*

LCD segments ON COM0,1,2 sides are unlighted Only LCD segments ON

COM0 side are lighted Only LCD segments ON


COM1 side are lighted Only LCD segments ON COM2 side are lighted

LCD segments ON COM0,1 sides are lighted

LCD segments ON COM0,2 sides are lighted

LCD segments ON COM1,2 sides are lighted

LCD segments ON COM0,1,2 sides are lighted




HALT Mode

	VA
COM0,COM1,COM2*	VB
	VSS
	VA
All LCD driver outputs	VB
	VSS

Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used. VA=VLCD, VB=1/2 VLCD for HT49R30A-1/HT49C30-1 VA=2V2, VB=V2, C type for HT49C30L

LCD driver output (1/3 duty, 1/2 bias, R/C type)





LCD driver output

Low voltage reset/detector functions for HT49R30A-1/HT49C30-1

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the options of LVD is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.

The LVR has the same effect or function with the external RES signal which performs chip reset. During HALT state, LVR is disabled.

The definitions of RTCC register are listed in the following table.

Register	Bit No.	Label	Read/Write	Reset	Function	
	0~2	RT0~RT2	R/W	111B	8 to 1 multiplexer control inputs to select the real clock prescaler output	
	3	LVDC*	R/W	0	LVD enable/disable (1/0)	
RTCC (09H)	4	QOSC	R/W	0	32768Hz OSC quick start-up oscillating 0/1: quickly/slowly start	
	5	LVDO*	R	0	LVD detection output (1/0) 1: low voltage detected	
	6~7		—		Unused bit, read as "0"	

Note: "*" For HT49R30A-1/HT49C30-1



Options


The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.


Options
OSC type selection. This option is to determine whether an RC or crystal or 32768Hz crystal oscillator is chosen as system clock.
WDT Clock source selection. RTC and Time Base. There are three types of selection: system clock/4 or RTC OSC or WDT OSC.
WDT enable/disable selection. WDT can be enabled or disabled by options.
CLR WDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means that if both of the "CLR WDT1" and "CLR WDT2" have been executed, only then will the WDT be cleared.
Time Base time-out period selection. The Time Base time-out period ranges from clock/2 ¹² to clock/2 ¹⁵ "Clock" means the clock source selected by options.
Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: Clock/2 ² ~Clock/2 ⁹ . "Clock" means the clock source selected by options.
Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge.
Pull-high selection. This option is to decide whether the pull-high resistance is visible or not on the PA0~PA3. (PB and PA4~PA7 are al- ways pull-high)
PA0~PA3 CMOS or NMOS selection. The structure of PA0~PA3 4 bits can be selected as CMOS or NMOS individually. When the CMOS is selected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can be used for input or output operations. (PA4~PA7 are always NMOS)
Clock source selection of timer/event counter. There are two types of selection: system clock or system clock/4.
I/O pins share with other functions selection. PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs. PA3/PFD: PA3 can be set as I/O pins or PFD output.
LCD common selection. There are three types of selection: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG18" will be set as a common output.
LCD bias power supply selection. There are two types of selection: 1/2 bias or 1/3 bias for HT49R30A-1/HT49C30-1.
LCD bias type selection. This option is to determine what kind of bias is selected, R type or C type for HT49R30A-1/HT49C30-1, C type for HT49C30L.
LCD driver clock selection. There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$. " f_S " means the clock source selection by options.
LCD ON/OFF at HALT selection
LVR selection. LVR has enable or disable options for HT49R30A-1/HT49C30-1
LVD selection. LVD has enable or disable options for HT49R30A-1/HT49C30-1




Application Circuits

RC oscillator application





32768Hz crystal oscillator application




Note: C1=C2=300pF if f_{SYS} < 1MHz, Otherwise, C1=C2=0


The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing $\overline{\text{RES}}$ to high.




RC oscillator application



Crystal oscillator application



32768Hz crystal oscillator application



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		•	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC	1 1 ⁽¹⁾ 1 1 1 ⁽¹⁾ 1	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾ 1 ⁽¹⁾	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1	Z Z Z Z Z Z Z Z Z Z
CPLA [m]	Complement data memory with result in ACC	1	Z
Increment & D		1	
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch		•	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data n	nemor	y and	carry to		cumula	tor		
Description	The contents of the specified data memory, accumulator and the carry flag are adde multaneously, leaving the result in the accumulator.								
Operation	$ACC \leftarrow ACC+[m]+C$								
Affected flag(s)									
	TC2 T	C1	то	PD	OV	Z	AC	С	
					\checkmark	\checkmark	\checkmark	\checkmark	
ADCM A,[m]	Add the ac	cumul	lator a	nd carry	/ to data	a memo	ory		
Description	The conter multaneou		•						
Operation	[m] ← ACC	C+[m]+	-C						
Affected flag(s)									
	TC2 T	C1	то	PD	OV	Z	AC	С	
		_		_	\checkmark	\checkmark	\checkmark		
ADD A,[m]	Add data n	nemor	y to th	e accur	nulator				
Description	The conter stored in the		•		lata me	mory a	nd the a	ccumu	
Operation	$ACC \leftarrow AC$	CC+[m]						
Affected flag(s)									
	TC2 T	C1	то	PD	OV	Z	AC	С	
		_	_		\checkmark	\checkmark	\checkmark		
ADD A,x	Add immed	diate d	lata to	the acc	umulat	or			
Description	The conter accumulate		he acc	umulato	or and th	ne spec	ified dat	a are a	
Operation	$ACC \leftarrow AC$	CC+x							
Affected flag(s)									
Affected flag(s)	TC2 T	C1	то	PD	OV	Z	AC	С	
Affected flag(s)	TC2 T	C1	то —	PD	OV √	Z √	AC √	C √	
	TC2 T — -	_				\checkmark	-	-	
ADDM A,[m]			lator to	the da	√ ta mem	√ ory	V	V	
ADDM A,[m] Description	Add the ac The conter	cumul nts of t ne data	lator to	the da	√ ta mem	√ ory	V	V	
ADDM A,[m] Description Operation	Add the ac The conter stored in th	cumul nts of t ne data	lator to	the da	√ ta mem	√ ory	V	V	
Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	Add the ac The conter stored in th [m] ← ACC	cumul nts of t ne data	lator to	the da	√ ta mem	√ ory	V	V	



AND A,[m]	Logical AND accumulator with data memory
Description	Data in the accumulator and the specified data memory perfo eration. The result is stored in the accumulator.
Operation	ACC ← ACC "AND" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
AND A,x	Logical AND immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ANDM A,[m]	Logical AND data memory with the accumulator
Description	Data in the specified data memory and the accumulator perfore eration. The result is stored in the data memory.
Operation	[m] ← ACC ″AND″ [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at
	program counter increments once to obtain the address of the
	this onto the stack. The indicated address is then loaded. P with the instruction at this address.
Operation	Stack \leftarrow PC+1
	$PC \leftarrow addr$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR [m]	Clear data memory
Description	The contents of the specified data memory are cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CLR [m].i Description	Clear bit of data memory The bit i of the specified data memory is cleared to 0.
Operation	[m].i $\leftarrow 0$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT	Clear Watchdog Timer
Description	The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) are cleared.
Operation	WDT \leftarrow 00H PD and TO \leftarrow 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT1	Preclear Watchdog Timer
Description	Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only execution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
Operation	WDT $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O* O*
CLR WDT2	Preclear Watchdog Timer
Description	Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only execution of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
Operation	WDT $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O*O*
CPL [m]	Complement data memory
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa.
Operation	$[m] \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CPLA [m]	Comple	ement da	ata mor			rocult ir	a tha aa	oumula
Description	Each b which p	it of the previous d in the	specifie y conta	ed data ined a 1	memor are cha	y is logi anged to	cally co 0 and v	mpleme vice-ver
Operation	ACC \leftarrow	- [m]						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	—	_	—	\checkmark	_	_
DAA [m]	Decima	al-Adjust	accum	ulator fo	or additi	on		
Description	lator is carry (A justmer carry (A	cumulato divided AC1) will ht is don AC or C) lata mer	into two be don e by ad is set; c	o nibbles e if the lo ding 6 to therwise	s. Each ow nibb o the ori e the ori	nibble i le of the ginal va ginal va	is adjus accum alue if th alue rem	ted to th ulator is e origin ains un
Operation	then [m else [m and If ACC. then [m	3~ACC. 1].3~[m].].3~[m]. 7~ACC. 1].7~[m].].7~[m].	0 ← (A) 0 ← (A) 4+AC1 4 ← AC	CC.3~A CC.3~A >9 or C CC.7~A	CC.0), / =1 CC.4+6·	4C1=0 +AC1,C	:=1	
Affected flag(s)	_							
	TC2	TC1	то	PD	OV	Z	AC	С
				_			_	\checkmark
DEC [m]	Decren	nent dat	a memo	ory				
Description	Data in	the spe	cified d	ata mer	nory is	decrem	ented b	y 1.
Operation	[m] ← [m]–1						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
						\checkmark		
DECA [m]	Decren	nent dat	a memo	ory and	place re	esult in t	the accu	umulato
Description		the spece conten			•			
Operation	ACC ←	- [m]–1						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_	_	\checkmark	_	_
	L						1	



	Ester a			-la				
HALT	•	ower do				ion and	l turno o	fthe
Description	the RA	struction M and re) is set a	gisters	are reta	ined. Th	ne WDT	and pre	escaler
Operation							le cleat	
oporation	$PD \leftarrow '$							
	$TO \leftarrow 0$)						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_		0	1	_		_	
INC [m]	Increm	ent data	memoi	ъ				
Description	Data in	the spe	cified d	ata mer	nory is i	ncreme	ented by	1
Operation	[m] ← [m]+1						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_		_	_	\checkmark	_	_
INCA [m]	Increm	ent data	memor	y and p	lace res	sult in th	ne accui	nulator
Description		the spe			•			-
Operation		e conten	ts of the	e data m	nemory	remain	unchan	gea.
Operation	ACC ←	- [m]+1						
Affected flag(s)	Too	TO 4	T 0		<u></u>	-		
	TC2	TC1	то	PD	OV	Z	AC	C
			—			\checkmark		—
JMP addr	Directly	/ jump						
Description	•	ogram co		•		h the dir	rectly-sp	ecified
		is passe	ed to thi	s destin	ation.			
Operation	PC ←a	ddr						
Affected flag(s)	[
	TC2	TC1	то	PD	OV	Z	AC	С
		—	_	_	—	_	_	_
MOV A,[m]	Move d	lata mer	nory to	the acc	umulato	r		
Description	The co	ntents o	f the sp	ecified o	data me	mory a	re copie	d to the
Operation	ACC ←	- [m]						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_			_			_	
		I	L		I	I	1	I



DescriptionThe 8-bit data specified by the code is loaded into the accur OperationAffected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ MOV [m],AMove the accumulator to data memoryDescriptionThe contents of the accumulator are copied to the specified on memories).Operation[m] $\leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ NOPNo operationDescriptionThe contents of the accumulator continues with the nextOperation[m] $\leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ OR A,[m]Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in to OperationOR A,[m]Logical OR immediate data to the accumulatorOperationACC $\leftarrow ACC "OR" [m]$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ OR A,[m]Logical OR immediate data to the accumulatorOperationACC $\leftarrow ACC "OR" [m]$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ OR A,XLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a transmit is stored in the accumulator.OperationACC $\leftarrow ACC "OR" x$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ $CP = A, Immediate data to the accumulator.OperationData in the accumulator and the specified data perform a transmit is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)\boxed{TC2 TC1 TO PD $	MOV A,x	Move immed	liate data	to the a	ccumula	ator		
Affected flag(s) $\hline TC2 TC1 TO PD OV Z AC C C C C C C C C $							d into th	e accui
TC2 TC1 TO PD OV Z AC C Image: transmission of the secumulator is the accumulator is data memory Image: transmission of the accumulator is data memory Image: transmission of the accumulator is data memory Operation [m] \leftarrow ACC Image: transmission of the accumulator is performed. Execution continues with the next operation Image: transmission of transmissio	Operation	$ACC \leftarrow x$						
Image: Second secon	Affected flag(s)							
Description The contents of the accumulator are copied to the specified of memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{ $		TC2 TC	1 TO	PD	OV	Z	AC	С
Description The contents of the accumulator are copied to the specified memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ NOP No operation Description No operation is performed. Execution continues with the net Operation PC \leftarrow PC+1 Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ $$					_	—		_
Description The contents of the accumulator are copied to the specified of memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2}$ $TC1$ TO PD OV Z AC C NOP No operation No operation is performed. Execution continues with the new Operation $PC \leftarrow PC+1$ Affected flag(s) $\boxed{TC2}$ $TC1$ TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the accumulator and the specified data perform a transmory (on form a bitwise logical_OR operation. The result is stored in the accumulator and the specified data perform a transmory (on form a bitwise logical_OR operation. The result is stored in the accumulator. Operation $ACC \leftarrow ACC$ C $C \leftarrow -ACC$ TC^{2} $TC1$ TO PD OV Z AC C $Operation$ $ACC \leftarrow ACC$ OR "(m) AC C	MOV [m] A	Move the ac	cumulator	to data	memor	v		
memories). $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ Image: transmission of transmissicore of transmission of transmission of transmissicor of							o the so	ecified
Affected flag(s) $\hline TC2 TC1 TO PD OV Z AC C \\ \hline - & - & - & - & - & - & - & - & - & -$	Description			ournalai		opica k		Somea
TC2TC1TOPDOVZACC $ -$ NOPNo operationNo operation is performed. Execution continues with the nerNo operationPC \leftarrow PC+1Affected flag(s) $TC2$ TC1TOPDOVZACC $ -$ OR A,[m]Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operationACC \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a to The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACC $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationInt edata memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationInt edata memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperat	Operation	[m] ←ACC						
Image: Normal matrix is a start of the second start of	Affected flag(s)							
DescriptionNo operation is performed. Execution continues with the next Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ OR A, [m]$ Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A, xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A, [m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C TO $TC2$ $TC1$ TO PD		TC2 TC	1 ТО	PD	OV	z	AC	С
DescriptionNo operation is performed. Execution continues with the next Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ OR A, [m]$ Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A, xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A, [m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C TO $TC2$ $TC1$ TO PD			_	_	_	_	_	_
DescriptionNo operation is performed. Execution continues with the next Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ OR A, [m]$ Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A, xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A, [m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C TO $TC2$ $TC1$ TO PD	NOP	No operation						
Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $ -$ <t< td=""><td></td><td></td><td></td><td>mod Ev</td><td>acution</td><td>contin</td><td>ICC With</td><td>the ne</td></t<>				mod Ev	acution	contin	ICC With	the ne
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the Operation Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $OPeration$ $ACC \leftarrow ACC$ "OR" [m] $ACC \leftarrow ACC$ OR' [m] $Affected$ flag(s) $TC2$ $TC1$ TO PD OV Z AC C $OR A, x$ Logical OR immediate data to the accumulator $Description$ $Data$ in the accumulator and the specified data perform a b $The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z AC C OPeration ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z AC C ORM A,[$			i is periori	neu. EX	ecution	contint	ies with	116 116
TC2TC1TOPDOVZACC $ -$ OR A,[m]Logical OR accumulator with data memoryData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]OperationACC \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC		PU ← PU+1						
OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the accumulator Operation ACC \leftarrow ACC "OR" [m] Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a to The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,r Logical OR immediate data to the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) $TC2 TC1 TO PD OV Z AC C$	Allected liag(s)		1 TO		01/	7	10	<u> </u>
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a to The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{V} $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C}					00	2	AC	
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a to The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR core "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{Affected flag(s)}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{Affected flag(s)}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{Affected flag(s)}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C}								
form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{V} $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{V} \overrightarrow{AC} \overrightarrow{C}	OR A,[m]	Logical OR a	accumulat	or with	data me	mory		
OperationACC \leftarrow ACC "OR" [m]Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} Z AC C C - - - - - - - - - - - - - - - - - - - - - - - $	Description	Data in the a	iccumulat	or and t	he spec	ified da	ita mem	ory (on
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a b Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z AC C ORM A,[m] Logical OR data memory with the accumulator Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C		form a bitwis	e logical_	OR ope	ration.	The res	ult is sto	ored in t
TC2TC1TOPDOVZACC $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$ACC \leftarrow ACC$; "OR" [m]				
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a brack The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulator Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data $\overrightarrow{TC2}$ TC1 TO PD OV Z AC COperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C	Affected flag(s)							
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} \ \ \ \ \ \ \ \ \ \ \ \ \$		TC2 TC	1 TO	PD	OV	Z	AC	С
DescriptionData in the accumulator and the specified data perform a brack The result is stored in the accumulator.Operation $ACC \leftarrow ACC "OR" x$ Affected flag(s) $\overrightarrow{TC2} \overrightarrow{TC1} \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow ACC "OR" [m]$ Affected flag(s) $\overrightarrow{TC2} \overrightarrow{TC1} \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C}$			_	_	—	\checkmark	—	
DescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.Operation $ACC \leftarrow ACC "OR" x$ Affected flag(s) $\overrightarrow{TC2} \overrightarrow{TC1} \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow ACC "OR" [m]$ Affected flag(s) $\overrightarrow{TC2} \overrightarrow{TC1} \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C}$	OR A.x	Logical OR i	mmediate	data to	the acc	umulat	or	
The result is stored in the accumulator.Operation $ACC \leftarrow ACC "OR" \times$ Affected flag(s) $\overrightarrow{TC2} \overrightarrow{TC1} \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C}$ $ -$ </td <td></td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>orm a t</td>		0						orm a t
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	·						•	
TC2TC1TOPDOVZACC $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$ACC \leftarrow ACC$	"OR" x					
Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system Image: Constraint of the system	Affected flag(s)							
ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C		TC2 TC	1 ТО	PD	OV	Z	AC	С
Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C			_	_		\checkmark		
Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C								
bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C		-		-				,
Operation [m] ← ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	Description							
TC2 TC1 TO PD OV Z AC C	Operation	[m] ←ACC ″	OR″ [m]					
	Affected flag(s)							
<u> </u>		TC2 TC	1 ТО	PD	OV	Z	AC	С
				_		\checkmark		
			I	1	1		I	1



RET	Return t	from sub	oroutine	9				
Description	The pro				ed from	the sta	ck. This	is a 2-
Operation	PC ← S	Stack						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_			_			_	_
RET A,x	Return a	and plac	ce imme	ediate d	ata in th	ne accu	mulator	
Description	The prog fied 8-bi	gram co	unter is	restore				
Operation	$PC \leftarrow S$ ACC \leftarrow							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
					_		_	
RETI	Return f	from inte	errupt					
Description	The pro EMI bit.	gram co	ounter is					
Operation	PC ← S EMI ← 1							
Affected flag(s)								
Affected flag(s)	TC2	TC1	то	PD	OV	Z	AC	С
Affected flag(s)	TC2	TC1	то —	PD	OV	Z	AC	C
	_	_			OV —	Z	AC —	C
Affected flag(s) RL [m] Description	TC2 — Rotate o The con		mory le	eft				
RL [m]	Rotate of	 data me itents of) ← [m].	mory le	eft ecified da	ata men	nory are	erotated	
RL [m] Description	Rotate of The con [m].(i+1)	 data me itents of) ← [m].	mory le	eft ecified da	ata men	nory are	erotated	
RL [m] Description Operation	Rotate of The con [m].(i+1)	 data me itents of) ← [m].	mory le	eft ecified da	ata men	nory are	erotated	
RL [m] Description Operation	Rotate o The con [m].(i+1) [m].0 ←	 data me itents of) ← [m].7	mory le the spe i; [m].i:	eft ecified da	 ata men ne data	nory are	→ e rotated y (i=0~6	I 1 bit le
RL [m] Description Operation	Rotate o The con [m].(i+1) [m].0 ←	 data me itents of) ← [m]. . [m].7 	mory le the spe i; [m].i:I TO	ft ecified da bit i of th PD	ata men ne data OV	mory are memor Z	e rotated y (i=0~6 AC	
RL [m] Description Operation Affected flag(s)	 Rotate of The con [m].(i+1) [m].0 ← TC2 	data me itents of) ← [m]. (m].7 TC1 — data me	mory le the spe i; [m].i: TO — mory le	ecified dates the second secon	ata men ne data OV —	nory are memor Z sult in th	e rotated y (i=0~6 AC —	C mulato
RL [m] Description Operation Affected flag(s)			mory le the spe i; [m].i: TO — mory le	ecified dates the second secon	ata men ne data OV 	nory are memor Z sult in the	e rotated y (i=0~6 AC — he accur bit left v	C C mulator
RL [m] Description Operation Affected flag(s)	TC2 Rotate of [m].(i+1) [m].0 ←	data me itents of) ← [m]. [m].7 TC1 — data me the spec result in ·1) ← [m]	mory le the spe i; [m].i:l TO 	eft ecified da bit i of th PD eft and p ata mem cumulat	OV OV Iace resorts ory is ro	Z sult in the transmission of transmissio	AC AC bit left v ts of the	C mulator vith bit
RL [m] Description Operation Affected flag(s) RLA [m] Description	Rotate of The con [m].(i+1) [m].0 ← TC2 Rotate of Data in 1 rotated i ACC.(i+	data me itents of) ← [m]. [m].7 TC1 — data me the spec result in ·1) ← [m]	mory le the spe i; [m].i:l TO 	eft ecified da bit i of th PD eft and p ata mem cumulat	OV OV Iace resorts ory is ro	Z sult in the transmission of transmissio	AC AC bit left v ts of the	C mulator vith bit
RL [m] Description Operation Affected flag(s) RLA [m] Description Operation	Rotate of The con [m].(i+1) [m].0 ← TC2 Rotate of Data in 1 rotated i ACC.(i+	data me itents of) ← [m]. [m].7 TC1 — data me the spec result in ·1) ← [m]	mory le the spe i; [m].i:l TO 	eft ecified da bit i of th PD eft and p ata mem cumulat	OV OV Iace resorts ory is ro	Z sult in the transmission of transmissio	AC AC bit left v ts of the	C mulator vith bit



RLC [m]	Rotate data	memory le	eft throu	gh carry					
Description	The content places the c				-				
Operation	[m].(i+1) ←	[m].i; [m].i:	bit i of tl	ne data	memor	y (i=0~6	5)		
	[m].0 ← C C ← [m].7								
Affected flag(s)	C ← [iii]. <i>i</i>								
Allected liag(3)	TC2 TC	:1 то	PD	OV	Z	AC	С		
					2		√		
							v		
RLCA [m]	Rotate left t	hrough car	ry and p	place res	sult in th	ne accu	mulator		
Description	carry bit and	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replace carry bit and the original carry flag is rotated into bit 0 position. The rotated result is in the accumulator but the contents of the data memory remain unchanged.							
Operation	ACC.(i+1)		i:bit i of	the data	a memo	ory (i=0-	-6)		
	C ← [m].7								
Affected flag(s)									
	ТС2 ТС	1 то	PD	OV	Z	AC	С		
			_		_		\checkmark		
RR [m]	Rotate data	memorv ri	aht						
Description	The content	-	-	ata men	nory are	rotated	1 bit rig	ht with bit 0	rotated to
Operation	[m].i ← [m]. [m].7 ← [m]	. ,	bit i of tl	ne data	memor	y (i=0~6	i)		
Affected flag(s)									
	TOO TO	1 то	PD	ov	-		<u>^</u>		
	TC2 TC		10	01	Z	AC	С		
			-	-		AC			
			_	_			- -		
	Rotate right	and place	result ir	the acc		tor			
	Rotate right	and place	result ir ata mer	n the aco nory is r		tor 1 bit righ			-
Description	Rotate right Data in the the rotated r	and place specified d result in the	result ir ata mer accum	the aconory is r ulator. Th	cumula otated	tor 1 bit righ ents of th	nt with b		-
Description	Rotate right	and place specified d esult in the m].(i+1); [n	result ir ata mer accum	the aconory is r ulator. Th	cumula otated	tor 1 bit righ ents of th	nt with b		-
Description Operation	Rotate right Data in the sthe rotated r ACC.(i) \leftarrow [and place specified d esult in the m].(i+1); [n	result ir ata mer accum	the aconory is r ulator. Th	cumula otated	tor 1 bit righ ents of th	nt with b		-
Description Operation	Rotate right Data in the sthe rotated r ACC.(i) \leftarrow [and place specified d result in the m].(i+1); [n n].0	result ir ata mer accum	the aconory is r ulator. Th	cumula otated	tor 1 bit righ ents of th	nt with b		-
Description Operation	Rotate right Data in the s the rotated r ACC.(i) \leftarrow [n	and place specified d result in the m].(i+1); [n n].0	result ir ata mer accumu ŋ].i:bit i o	n the aco nory is r ulator. The of the da	cumulat otated f ne contr ita men	tor 1 bit righ ents of ti nory (i=0	 nt with b ne data D~6)		-
Description Operation Affected flag(s)	Image: Constraint of the constr	and place specified d result in the m].(i+1); [n n].0	result ir ata mer accumu n].i:bit i o PD	on the acc nory is r ulator. The of the da	cumular otated ne contr ta men Z	tor 1 bit righ ents of ti nory (i=0	 nt with b ne data D~6)		-
Description Operation Affected flag(s)	Image: Constraint of the second systemRotate rightData in the second systemthe rotated rACC.(i) \leftarrow [ACC.7 \leftarrow [nTC2TC2TC2CImage: Constraint of the second systemRotate data	and place specified d esult in the m].(i+1); [n n].0 21 TO memory ri	result ir ata mer accumu n].i:bit i o PD ght thro	n the aconory is r nory is r ulator. The of the da	 cumular otated in ne contra ita men ita men Z Z	tor 1 bit righ ents of th nory (i=0 AC	t with b ne data 0~6)	memory ren	nain uncha
RRA [m] Description Operation Affected flag(s) RRC [m] Description	Image: Constraint of the constr	and place specified d esult in the m].(i+1); [n n].0 21 TO memory ri ts of the sp	result ir ata mer accumu n].i:bit i o PD ght thro pecified	on the acconnory is r nory is r ulator. The of the data OV ugh carr data me	 cumular otated in ne contra ita men ita men Z Z cy emory a	tor 1 bit righ ents of th nory (i=0 AC 	t with b ne data 0~6) C	memory ren ag are togel	her rotate
Description Operation Affected flag(s) RRC [m] Description	Image: Control of the content of t	and place specified d result in the m].(i+1); [n n].0 C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO	result ir ata mer accumu n].i:bit i d PD 	OV OV ugh carr data me bit; the c	 otated T ne contr ta men ta men Z Ty emory a riginal	tor 1 bit righents of the nory (i=0 AC AC AC	t with b ne data 0~6) C 	memory ren ag are togel	her rotate
Description Operation Affected flag(s) RRC [m] Description		and place specified d result in the m].(i+1); [n n].0 C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO	result ir ata mer accumu n].i:bit i d PD 	OV OV ugh carr data me bit; the c	 otated T ne contr ta men ta men Z Ty emory a riginal	tor 1 bit righents of the nory (i=0 AC AC AC	t with b ne data 0~6) C 	memory ren ag are togel	her rotate
Description Operation Affected flag(s) RRC [m] Description Operation		and place specified d result in the m].(i+1); [n n].0 C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO C1 TO	result ir ata mer accumu n].i:bit i d PD 	OV OV ugh carr data me bit; the c	 otated T ne contr ta men ta men Z Ty emory a riginal	tor 1 bit righents of the nory (i=0 AC AC AC	t with b ne data 0~6) C 	memory ren ag are togel	her rotate
Description Operation Affected flag(s) RRC [m] Description		and place specified d result in the m].(i+1); [n n].0 21 TO 21 TO 21 TO 21 TO 21 TO 21 (i+1); [m].i:	result ir ata mer accumu n].i:bit i o PD 	or the acc nory is r ulator. The of the da OV 	 otated T ne contr ta men ta men Z Ty emory a riginal memor	tor 1 bit righents of the nory (i=0 AC AC AC AC AC AC AC AC AC AC AC AC AC	t with b ne data 0~6) C 	memory ren ag are togel	her rotate
Description Operation Affected flag(s) RRC [m] Description Operation		and place specified d result in the m].(i+1); [n n].0 21 TO 21 TO 21 TO 21 TO 21 TO 21 (i+1); [m].i:	result ir ata mer accumu n].i:bit i d PD 	OV OV ugh carr data me bit; the c	 otated T ne contr ta men ta men Z Ty emory a riginal	tor 1 bit righents of the nory (i=0 AC AC AC	t with b ne data 0~6) C 	memory ren ag are togel	her rotate



	Rotate rig	ght thro	ough ca	rry and	place r	esult in	the acc	umulato	pr		
Description	the carry l	bit and	the ori	ginal ca	rry flag	s rotate	d into t	ne bit 7	ited 1 bit right. Bit 0 repla position. The rotated resu remain unchanged.		
Operation	ACC.7 ←	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m] 0									
Affected flag(s)	C ← [m].0	J									
Allected llag(s)	TC2	TC1	то	PD	OV	Z	AC	С			
	_	_		_	_		_	√			
	Subtract	data m		and aa	m from	the eer	umulat				
SBC A,[m]	Subtract o										
Description	tracted fro					•		•	ent of the carry flag are s ulator.		
Operation	$ACC \leftarrow A$	CC+[n	_ n]+C								
Affected flag(s)			-								
	TC2	TC1	то	PD	OV	Z	AC	С			
	_		_		\checkmark	\checkmark	\checkmark	\checkmark			
SBCM A,[m]	Subtract o				•						
Description	The conte tracted fro								ent of the carry flag are s nemory.		
Operation	[m] ← AC			,	5						
Affected flag(s)	[] ()	- []									
	TC2	TC1	то	PD	OV	Z	AC	С			
		_	_					1			
SDZ [m]	Skip if de	creme	nt data	Skip if decrement data memory is 0 The contents of the specified data memory are decremented by 1. If the result is 0, the r instruction is skipped. If the result is 0, the following instruction, fetched during the curr instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc- tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
SDZ [m] Description	The conte instruction instruction	ents of n is ski n exec	the spe pped. I ution, is	cified d f the res discare	ata men sult is 0, ded and	the foll a dumr	owing ir ny cycle	structio is repla	n, fetched during the cur ced to get the proper inst		
	The conte instruction instruction	ents of n is ski n exect cles). (the spe pped. I ution, is Otherwi	cified d f the res discare se proc	ata men sult is 0, ded and seed wit	the foll a dumr	owing ir ny cycle	structio is repla	n, fetched during the cur ced to get the proper inst		
Description	The content instruction instruction tion (2 cyc	ents of n is ski n exect cles). (the spe pped. I ution, is Otherwi	cified d f the res discare se proc	ata men sult is 0, ded and seed wit	the foll a dumr	owing ir ny cycle	structio is repla	n, fetched during the cur ced to get the proper inst		
Description	The conte instructior instruction tion (2 cyc Skip if ([m	ents of n is ski n exect cles). (the spe pped. I ution, is Otherwi	cified d f the res discare se proc	ata men sult is 0, ded and seed wit	the foll a dumr	owing ir ny cycle	structio is repla	n, fetched during the cur ced to get the proper inst		
Description	The conte instructior instruction tion (2 cyc Skip if ([m	ents of n is ski n exect cles). (n]–1)=(the spe pped. I ution, is Otherwi), [m] ←	cified d f the res discard se proc – ([m]– ²	ata men sult is 0, ded and ceed wit	the foll a dumr h the ne	owing ir ny cycle ext instr	nstructic is repla uction (n, fetched during the cur ced to get the proper inst		
Description	The conte instructior instruction tion (2 cyc Skip if ([m	ents of n is ski n execi cles). (n]–1)=(TC1	the spe pped. I ution, is Dtherwi D, [m] ← TO 	cified d f the res discard se proc - ([m]-7 PD	ata men sult is 0, ded and æed wit I) OV	the foll a dumr h the ne Z	owing ir ny cycle ext instr AC	nstruction is replauction (C	n, fetched during the cur ced to get the proper inst		
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m TC2 Decrement	ents of n is ski n exec cles). (n]–1)=(TC1 nt data	the spe pped. I ution, is Otherwi D, [m] ← TO memo	cified da f the res discard se proo – ([m]– ⁻ PD – ry and	ata men sult is 0, ded and æed wit I) OV	the foll a dumr h the ne Z 	ACC, sk	is repla uction (n, fetched during the cur ced to get the proper inst 1 cycle).		
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m TC2 Decrement The content instruction	ents of n is ski n exect cles). (n]–1)=(TC1 	the spe pped. I ution, is Otherwi D, [m] ← TO TO memory the spe pped. T	cified da f the rest discard se proof - ([m] PD 	ata men sult is 0, ded and æed wit 1) OV place re ata men ilt is stor	the foll a dumr h the ne Z 	ACC, sk	istruction is repla uction (C 	n, fetched during the cur ced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem		
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m TC2 Decrement The content instruction unchange	ents of n is ski n exect cles). (n]–1)=(TC1 TC1 mt data ents of n is ski ed. If th n, is dis	the spe pped. I ution, is Dtherwi D, [m] ← TO TO TO the spe pped. T e result carded	cified da f the res discard se prod - ([m]-1 PD - ry and cified da the resu t is 0, the and a c	ata men sult is 0, ded and eeed wit 1) OV place re ata men ilt is stor e followi dummy	the foll a dumr h the ne Z 	ACC, sk a decrer e accur uction, replace	is repla is repla uction (C 	n, fetched during the cur ced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem during the current instruct		
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m TC2 Decrement The content instruction unchangent execution	ents of n is ski n exec cles). (n]-1)=(TC1 — TC1 — nt data ents of n is ski ed. If th n, is dis nerwise	the spe pped. I ution, is Otherwi), [m] ← TO TO memory the spe pped. T e result carded e proce	cified da f the res discard se prod – ([m]– – PD – ry and cified da fhe result is 0, the and a de ed with	ata men sult is 0, ded and eeed wit 1) OV place re ata men alt is stor e followi dummy the nex	the foll a dumr h the ne Z 	ACC, sk a decrer e accur uction, replace	is repla is repla uction (C 	n, fetched during the cur ced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem during the current instruct		
Description Operation Affected flag(s) SDZA [m] Description	The content instruction instruction (2 cyc) Skip if ([m TC2 Decrement The content instruction unchangent execution cles). Oth	ents of n is ski n exec cles). (n]-1)=(TC1 — TC1 — nt data ents of n is ski ed. If th n, is dis nerwise	the spe pped. I ution, is Otherwi), [m] ← TO TO memory the spe pped. T e result carded e proce	cified da f the res discard se prod – ([m]– – PD – ry and cified da fhe result is 0, the and a de ed with	ata men sult is 0, ded and eeed wit 1) OV place re ata men alt is stor e followi dummy the nex	the foll a dumr h the ne Z 	ACC, sk a decrer e accur uction, replace	is repla is repla uction (C 	n, fetched during the cur ced to get the proper inst 1 cycle). by 1. If the result is 0, the f		
Description Operation Affected flag(s) SDZA [m] Description Operation	The contension instruction instruction (2 cyc) Skip if ([m TC2 — Decrement The contension instruction unchange execution cles). Oth Skip if ([m	ents of n is ski n exec cles). (n]-1)=(TC1 — TC1 — nt data ents of n is ski ed. If th n, is dis nerwise	the spe pped. I ution, is Otherwi), [m] ← TO TO memory the spe pped. T e result carded e proce	cified da f the res discard se prod – ([m]– – PD – ry and cified da fhe result is 0, the and a de ed with	ata men sult is 0, ded and eeed wit 1) OV place re ata men alt is stor e followi dummy the nex	the foll a dumr h the ne Z 	ACC, sk a decrer e accur uction, replace	is repla is repla uction (C 	n, fetched during the cur ced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem during the current instruct		



SET [m]	Set data memory
Description	Each bit of the specified data memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SET [m]. i	Set bit of data memory
Description	Bit i of the specified data memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SIZ [m]	Skip if increment data memory is 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-
	lowing instruction, fetched during the current instruction execution, is discarded and a
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, [m] \leftarrow ([m]+1)
Affected flag(s)	$Skip \parallel ([\Pi]^+)^{-0}, [\Pi] \leftarrow ([\Pi]^+)$
Allected liag(s)	TC2 TC1 TO PD OV Z AC C
	TC2 TC1 TO PD OV Z AC C
SIZA [m]	Increment data memory and place result in ACC, skip if 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next
	instruction is skipped and the result is stored in the accumulator. The data memory re-
	mains unchanged. If the result is 0, the following instruction, fetched during the current in-
	struction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)
Affected flag(s)	$Skip in ([inj] + j) = 0, A \in C \leftarrow ([inj] + j)$
Allected liag(s)	TC2 TC1 TO PD OV Z AC C
SNZ [m].i	Skip if bit i of the data memory is not 0
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data
	memory is not 0, the following instruction, fetched during the current instruction execution,
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	
	Skip if [m].i≠0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



SUB A,[m]	Subtract data memory from the accumulator								
Description	The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.								
Operation	$ACC \leftarrow ACC + [m] + 1$								
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
		_	_	_	\checkmark	\checkmark	\checkmark	\checkmark	
SUBM A,[m]	Subtrac	t data n	nemory	from the	e accun	nulator			
Description	The specified data memory is subtracted from the contents of the accumulator, leaving result in the data memory.								
Operation	[m] ← A	ACC+[m]+1						
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_	_	_	_	\checkmark	\checkmark	\checkmark	\checkmark	
	0,			to fra					
SUB A,x		t imme						al f ua	
Description	tor, leav						ubtracte	a from	
Operation	ACC ←	-	_						
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_				\checkmark	\checkmark	\checkmark	\checkmark	
SWAD [m]	Swop	ibbloov	within the		nomon				
SWAP [m] Description	Swap n					of tho c	nocified	l data n	
Description	The low-order and high-order nibbles of the specified data memory (1 of the data mem ries) are interchanged.								
Operation	[m].3~[m].0 ↔	[m].7~[r	n].4					
Affected flag(s)		-		-					
	TC2	TC1	то	PD	OV	Z	AC	С	
	_								
	L								
SWAPA [m]	Swap d	ata mer	mory an	d place	result ir	n the ac	cumula	tor	
Description			-				becified ts of the		
Operation	ACC.3- ACC.7-								
Affected flag(s)	A00.1*	/100.4	ς— [m].ς	, [].0					
,	TC2	TC1	то	PD	OV	Z	AC	С	
	102	101	10		01	~		<u> </u>	
							_		



SZ [m]	Skin if (an eter	mory is	0				
Description	-		of the sp		data me	emory a	re 0, the	followi
·	the cur	rent inst	ruction	executi	on, is di	scarde	d and a	dumm
Quanting	• •		on (2 cy	/cles). C	Otherwis	e proce	ed with	the ne
Operation	Skip if [m]=0						
Affected flag(s)	тоо	TO 4	TO		01/	7		
	TC2	TC1	то	PD	OV	Z	AC	C
SZA [m]	Move d	ata mer	nory to	ACC, sl	kip if 0			
Description	The cor	ntents of	f the spe	cified d	ata men	nory are	e copied	to the a
		-	instruc			-		
		•	ycle is r	•	-	ne prop	er instru	uction (
Operation	Skip if [
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_		_					
SZ [m].i	Skip if I	oit i of th	ne data i	memory	/ is 0			
Description		•	cified da				•	
			Cution, is					
Operation		• •	Otherw	ise proc	ceed wit	n the ne	ext instr	uction
Operation	Skip if [mj.i–0						
Affected flag(s)	тер	T04	то			7		
	TC2	TC1	то	PD	OV	Z	AC	C
	_		—					
TABRDC [m]	Move th	ne ROM	l code (d	current	page) to	TBLH	and dat	a mem
Description			ROM c					
		•	l data m	•		- /		•
Operation	[m] ← F	ROM co	de (low	byte)				
	TBLH ∢	– ROM	code (h	igh byte	e)			
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_		_	_	_			
TABRDL [m]	Move the	ne ROM	l code (l	ast pag	e) to TE	BLH and	l data m	emory
Description		•	FROM c	•				
o "			ry and t	-	byte tra	ansterre	d to IB	LH dire
Operation			de (low	• /	-)			
Affected flog(-)	I RFH 4	– POM	code (h	iign byte	=)			
Affected flag(s)	тоо	TO1	то		01/	-		-
	TC2	TC1	то	PD	OV	Z	AC	С
		—	—	-	—			




HT49R30A-1/HT49C30-1/HT49C30L

XOR A,[m]			cumula	ator with	u data m	emory			
	Logical XOR accumulator with data memory Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-								
Description		R opera							
Operation		- ACC "							
Affected flag(s)	100 (,]					
Allected hag(3)	TC2	TC1	то	PD	OV	Z	AC	С	
	102		то		00		AC		
		_	—		_	V		_	
XORM A,[m]	Logical	I XOR da	ata men	nory wit	h the ac	cumula	ator		
Description	Data in	the ind	icated d	lata me	mory ar	d the a	ccumul	ator pe	
	sive_O	R opera	tion. Th	e result	is store	d in the	e data m	emory.	
Operation	[m] ← ACC "XOR" [m]								
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_	_	_	_	_			_	
				1					
XOR A,x	Logical	I XOR in	nmediat	e data t	o the ac	cumula	ator		
Description	Data in	the acc	umulato	r and th	e specif	ied data	a perforr	n a bitw	
	eration	. The rea	sult is st	tored in	the acc	umulate	or. The) flag is	
Operation	ACC ←	- ACC "	XOR" x						
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	



Package Information

48-pin SSOP (300mil) outline dimensions




Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	395		420					
В	291	_	299					
С	8	_	12					
C′	613		637					
D	85	_	99					
E	_	25	—					
F	4	_	10					
G	25	_	35					
Н	4		12					
α	0°		8°					



Product Tape and Reel Specifications

Reel dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2



Carrier tape dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
B0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5

Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.