



Integrated Device Technology, Inc.

## 3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVERS

IDT74FCT163245/A/C


### FEATURES:

- 0.5 MICRON CMOS Technology
- **Typical t<sub>sk(o)</sub> (Output Skew) < 250ps**
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP and 15.7 mil pitch TVSOP
- Extended commercial range of -40°C to +85°C
- V<sub>CC</sub> = 3.3V ±0.3V, Normal Range or  
V<sub>CC</sub> = 2.7 to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components


### DESCRIPTION:

The FCT163245/A/C 16-bit transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for synchronous communication between two busses (A and B). The Direction and Output Enable controls are designed to operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls the direction of data flow. The output enable pin (xOE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

### FUNCTIONAL BLOCK DIAGRAM



2554 drw 01



2554 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

## PIN CONFIGURATIONS

1DIR		1	48		1OE
1B1		2	47		1A1
1B2		3	46		1A2
GND		4	45		GND
1B3		5	44		1A3
1B4		6	43		1A4
VCC		7	42		VCC
1B5		8	41		1A5
1B6		9	40		1A6
GND		10	39		GND
1B7		11	38		1A7
1B8		12	SO48-1	37	1A8
			SO48-2		
2B1		13	SO48-3	36	2A1
2B2		14		35	2A2
GND		15		34	GND
2B3		16		33	2A3
2B4		17		32	2A4
VCC		18		31	VCC
2B5		19		30	2A5
2B6		20		29	2A6
GND		21		28	GND
2B7		22		27	2A7
2B8		23		26	2A8
2DIR		24		25	2OE

SSOP/  
TSSOP/TVSOP  
TOP VIEW

2554 drw 03

## PIN DESCRIPTION

Pin Names	Description
xOE	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs
xBx	Side B Inputs or 3-State Outputs

2554 tbl 01

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

2554 Ink 03

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Output and I/O terminals.

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Outputs	
xOE	xDIR	L	H
		Bus B Data to Bus A	
		Bus A Data to Bus B	
		High Z State	X

2554 Ink 02

### NOTE:

1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	3.5	6.0	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	3.5	8.0	pF

### NOTE:

2554 Ink 04

1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level (Input pins)		Guaranteed Logic HIGH Level	2.0	—	5.5	V
	Input HIGH Level (I/O pins)			2.0	—	VCC+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins)	VCC = Max.	VI = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)		VI = VCC	—	—	±1	
I <sub>IL</sub>	Input LOW Current (Input pins)		VI = GND	—	—	±1	
	Input LOW Current (I/O pins)		VI = GND	—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current	VCC = Max.	VO = VCC	—	—	±1	μA
I <sub>OZL</sub>	(3-State Output pins)		VO = GND	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	VCC = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>ODH</sub>	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
I <sub>ODL</sub>	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		50	90	200	mA
VOH	Output HIGH Voltage	VCC = Min.	I <sub>OH</sub> = -0.1mA	VCC-0.2	—	—	V
		VIN = VIH or VIL	I <sub>OH</sub> = -3mA	2.4	3.0	—	
		VCC = 3.0V VIN = VIH or VIL	I <sub>OH</sub> = -8mA	2.4 <sup>(5)</sup>	3.0	—	
VOL	Output LOW Voltage	VCC = Min.	I <sub>OL</sub> = 0.1mA	—	—	0.2	V
		VIN = VIH or VIL	I <sub>OL</sub> = 16mA	—	0.2	0.4	
		VCC = 3.0V VIN = VIH or VIL	I <sub>OL</sub> = 24mA	—	0.3	0.55	
		VCC = 3.0V VIN = VIH or VIL	I <sub>OL</sub> = 24mA	—	0.3	0.50	
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	VCC = Max., VO = GND <sup>(3)</sup>		-60	-135	-240	mA
V <sub>H</sub>	Input Hysteresis	—		—	150	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC		—	0.1	10	μA

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 3.3V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- VOH = VCC - 0.6V at rated current.

2554 Ink 05

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max.	VIN = VCC – 0.6V <sup>(3)</sup>	—	2.0	30	$\mu A$
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	VCC = Max. Outputs Open $x\bar{OE}$ = xDIR = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	50	75	$\mu A/$ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open $f_i = 10MHz$	VIN = VCC VIN = GND	—	0.5	0.8	mA
		50% Duty Cycle $x\bar{OE}$ = xDIR = GND One Bit Toggling	VIN = VCC – 0.6V VIN = GND	—	0.5	0.8	
		Vcc = Max. Outputs Open $f_i = 2.5MHz$	VIN = VCC VIN = GND	—	2.0	3.0 <sup>(5)</sup>	
		50% Duty Cycle $x\bar{OE}$ = xDIR = GND Sixteen Bits Toggling	VIN = VCC – 0.6V VIN = GND	—	2.0	3.3 <sup>(5)</sup>	

### NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Per TTL driven input; all other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CCZ</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

2554 tbl 06

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(4)</sup>

Symbol	Parameter	Condition <sup>(1)</sup>	FCT163245		FCT163245A		FCT163245C		Unit
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	7.0	1.5	4.6	1.5	4.1	ns
tPHL			1.5	9.5	1.5	6.2	1.5	5.8	ns
tPZH	Output Enable Time xOE to A or B		1.5	7.5	1.5	5.0	1.5	4.8	ns
tPZL			1.5	9.5	1.5	6.2	1.5	5.8	ns
tPHZ	Output Disable Time xOE to A or B <sup>(5)</sup>		1.5	7.5	1.5	5.0	1.5	4.8	ns
tPLZ			—	0.5	—	0.5	—	0.5	ns
tsk(o)	Output Skew <sup>(3)</sup>								


### NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
- 4. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ± 0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- 5. This parameter is guaranteed but not tested.

2554 tbl 07

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain	Open
Disable Low	6V
Enable Low	GND
Disable High	6V
Enable High	GND
All Other tests	Open

2554 Ink 08


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
3. If  $V_{cc}$  is below 3V, input voltage swings should be adjusted not to exceed  $V_{cc}$ .

## ORDERING INFORMATION



2554 drw 10