
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC9464FN

# $\Sigma$ - $\Delta$ MODULATION DA CONVERTER WITH BUILT-IN 8 TIMES OVERSAMPLING DIGITAL/ANALOG FILTER

The TC9464FN is a second-order  $\Sigma$ - $\Delta$  modulation 1-bit DA converter incorporating an 8 times oversampling digital / analog filter developed for digital audio equipment.

Because the IC includes an analog filter it can output a direct analog waveform, thus reducing the size and cost of the DA converter.



# Weight: 0.14g (Typ.)

#### **FEATURES**

- Built-in 8 times oversampling digital filter
- Built-in digital de-emphasis filter
- In serial operating mode, output amplitude can be set in 128 steps of resolution using microcontroller commands
- In parallel control mode, soft mute output can be set in 64 steps in 20ms
- Built-in LR common zero detection output function
- DAC oversampling ratio (OSR): 192fs
- Double-speed operation capable
- Sampling frequencies: 44.1kHz, 32kHz, 48kHz
- Built-in third-order analog filter
- The digital filter and DA converter characteristics are as shown next page

#### **DIGITAL FILTER** (at fs = 44.1kHz)


|                           | DIGITAL FILTER | PASSBAND<br>RIPPLE | TRANSIENT<br>BANDWIDTH | ATTENUATION    |
|---------------------------|----------------|--------------------|------------------------|----------------|
| Standard<br>Operation     | 8fs            | ± 0.11dB           | 20k~24.1kHz            | - 26dB or less |
| Double-speed<br>Operation | 8fs            | ±0.11dB            | 20k~24.1kHz            | – 26dB or less |


## **DA CONVERTER** $(V_{DD} = 5V)$

|              | OSR   | NOISE<br>DISTORTION | S/N RATIO   |
|--------------|-------|---------------------|-------------|
| Standard     | 192fs | – 85dB (Typ.)       | 96dB (Typ.) |
| Operation    | 19213 | - озав (тур.)       | 30GB (1yp.) |
| Double-speed | 96fs  | – 85dB (Typ.)       | 86dB (Typ.) |
| Operation    | 3015  | – озив (тур.)       | oudb (Typ.) |

#### **PIN ASSIGNMENT**

## **BLOCK DIAGRAM**






#### PIN DESCRIPTION

| PIN No. | SYMBOL         | 1/0 | FUNCTION  | REMARKS          |
|---------|----------------|-----|---|------------------|
| 1       | $V_{DD}$       | _   | Digital block power pin   |                  |
| 2       | T1             | I   | Test pin Always set to low.   |                  |
| 3       | P/S            | I   | Parallel/serial mode select pin   |                  |
| 4       | $V_{DA}$       | _   | Analog power pin  |                  |
| 5       | RO             | 0   | Right channel analog data output pin  |                  |
| 6       | GNDA           | _   | Analog GND pin  |                  |
| 7       | VR             |     | Reference voltage input pin   |                  |
| 8       | GNDA           | 1   | Analog GND pin  |                  |
| 9       | LO             | 0   | Left channel analog data output pin   |                  |
| 10      | $V_{DA}$       | _   | Analog power pin  |                  |
| 11      | ZD             | 0   | Zero data detection output pin common to left and right channels                                    |                  |
| 12      | GNDD           | _   | Digital GND pin   |                  |
| 13      | MCK            | 0   | System clock output pin   |                  |
| 14      | GNDX           | _   | Crystal oscillator GND pin  |                  |
| 15      | XI             | I   | Crystal oscillator connecting pins  |                  |
| 16      | ХО             | 0   | Generate the clock required by the system.  | XI XO            |
| 17      | $V_{DX}$       | _   | Crystal oscillator power pin  |                  |
| 18      | LATCH<br>(BS)  | I   | In serial mode, data latch signal input pin In parallel mode, de-emphasis filter mode select pin    | Schmitt<br>input |
| 19      | SHIFT<br>(EMP) | ı   | In serial mode, shift clock input pin In parallel mode, de-emphasis filter control pin              | Schmitt<br>input |
| 20      | ATT<br>(SM)    | I   | In serial mode, data input pin In parallel mode, soft mute control pin                              | Schmitt<br>input |
| 21      | HS             | ı   | Standard / double-speed operation control pin When H: standard operation, when L: double-speed mode |                  |
| 22      | DATA           | ı   | Data input pin  |                  |
| 23      | ВСК            | I   | Bit clock input pin   |                  |
| 24      | LRCK           | ı   | LR clock input pin  |                  |

#### **DESCRIPTION OF BLOCK OPERATION**

#### 1. Crystal Oscillator Circuit and Timing Generator

The clock required for the IC's internal operation can be generated by connecting a crystal and capacitors as in the diagram below. The IC will also operate when a system clock is input from an external source through XI (pin 15). However in this case, due consideration should be taken of the fact that waveform characteristics such as jitter and rising/falling characteristics of the system clock significantly affect the DA converter noise distortion and the S/N.



Use a crystal with a low IC value and good startup characteristics.

Fig.1 Crystal Oscillator Circuit

The timing generator generates the clocks or process timing signals required for such functions as digital filtering and de-emphasis filtering.

#### 2. Data Input Circuit

DATA and the LRCK are loaded to the LSI internal shift registers on the BCK signal rising edge. Accordingly, as shown in the Fig.2 timing example, the DATA and LRCK signals must be input on the BCK signal falling edge. In addition, DATA is designed so that the 16 bits before the change point of LRCK are regarded as valid data. Therefore, when BCK is 48fs or 64fs, for example, effective data must be input before the change point of LRCK.




Fig.2a Example of Input Timing Chart

When BCK is 48fs or 64fs, input valid data before the change point of LRCK as in the figure below.




Fig.2b Example of Input Timing Chart

## 3. Digital Filter

In both standard and double-speed operation, an 8 times oversampling IIR digital filter eliminates aliasing noise component outside the bandwidth.

| rable : Dable characteristics of Digital time. (15 1 mm.) |                     |                        |                |  |  |  |
|---|---------------------|------------------------|----------------|--|--|--|
| SET MODE  | PASS BAND<br>RIPPLE | TRANSIENT<br>BANDWIDTH | ATTENUATION    |  |  |  |
| Standard<br>Operation                                     | ±0.11dB             | 20.0k~24.1kHz          | – 26dB or less |  |  |  |
| Double-speed<br>Operation                                 | ± 0.11dB            | 20.0k~24.1kHz          | – 26dB or less |  |  |  |

Table 1 Basic Characteristics of Digital Filter (fs = 44.1kHz)

Fig.3 shows the digital filter frequency characteristics. (Same as for double-speed operation.)




Fig.3 Frequency Characteristics of Digital Filter (fs = 44.1kHz)

4

#### 4. De-emphasis Filter

By switching the mode, the digital de-emphasis circuit can be set to three frequencies : 32kHz, 44.1kHz, and 48kHz.


In parallel mode  $(P/\overline{S}=H)$ , these frequencies are set by the LATCH (BS) (pin 18) and SHIFT (EMP) (pin 19) pins. In serial mode  $(P/\overline{S}=L)$ , the frequencies are set using microcontroller commands. (For details for setting in serial mode, see the section on the microcontroller interface function.)

Table 2 Digital De-emphasis Filter Frequency Coefficient Setting (In Parallel Mode)

| Н  | Н            | L           | L                  |                            |
|----|--------------|-------------|--------------------|----------------------------|
| Н  | L            | Н           | L                  |                            |
| 32 | 48           | 44.1        | Off                | (kHz)                      |
|    | H<br>H<br>32 | H H L 32 48 | H H L H 32 48 44.1 | H H L L H L 32 48 44.1 Off |

The digitalization of the de-emphasis filter eliminates the need for such external components as resistors, capacitors, and analog switches. In addition, the coefficients are adjusted to reduce error in the de-emphasis filter characteristics.

The following diagrams show the filter structure and characteristics.



Transfer function : H(Z) =  $\frac{(b_0 + b_1 Z^{-1})}{(1 - a_1 Z^{-1})}$ 


 $|G(j\omega)|$   $1/T_1 \quad 1/T_2$   $T_1 = 50 \mu s, T_2 = 15 \mu s$ 

Fig.4 IIR Digital De-Emphaiss Filter

Fig.5 Filter Characteristics

#### 5. DA Conversion Circuit

The TC9464FN incorporates a second-order  $\Sigma$ - $\Delta$  modulation DA converter for two channels (simultaneous output type). Fig.6 shows the converter's internal structure.



Second-order  $\Sigma$ - $\Delta$  converter :  $Y(Z) = X(Z) + (1 - Z^{-1})^2Q(Z)$ 

Fig.6  $\Sigma$ - $\Delta$  Modulation DA Converter

The clock of the  $\Sigma$ - $\Delta$  modulation unit is designed to operate at 192fs. Fig.7 shows the noise shaping characteristics.




Fig.7 Noise Shaping Characteristics

# 6. Data Output Circuit

The output circuit incorporates a third-order analog low-pass filter.

This allows the IC to directly obtain analog signals from the IC output pins RO (pin 5) and LO (pin 9).




Fig.8 Analog Filter Circuit

#### 7. Soft Mute Circuit

The TC9464FN incorporates a soft mute function. In parallel mode ( $P/\overline{S} = H$ ), switching the SM pin from low to high performs soft mute on the DA converter output. Fig.9 shows the soft mute on / off settings and the DA converter output.

Soft mute on/off control is disabled during output level transition.




Fig.9 Changes in Soft Mute DA Converter Output Level

## 8. Zero Data Detection Output Circuit

The TC9464FN incorporates a zero data detection output circuit. If data in both the left and right channels are zero data for 350ms or longer, the ZD pin (pin 11) changes from low to high.

If the data in both the L and R channels is other than zero data, ZD is fixed to L.

## 9. Description of Internal Control Signals

The P/ $\overline{S}$  pin can be used to switch between parallel control mode (P/ $\overline{S}$  pin = high in DC setting mode) and serial control mode (P/ $\overline{S}$  pin = low in microcontroller setting mode). The following describes the control functions.

## 9-1 Parallel Control Mode (P/S pin = high)

In parallel control mode, pins 18, 19, and 20 are used as the mode setting pins shown in the table below.

| PIN No. | PIN NAME | PIN DESCRIPTION                       |
|---------|----------|---------------------------------------|
| 18      | BS       | De-emphasis filter mode switching pin |
| 19      | EMP      | De-emphasis control pin               |
| 20      | SM       | Soft mute control pin                 |

**Table 3 Parallel Control Mode** 

# 9-2 Serial Control Mode ( $P/\overline{S}$ pin = low : Microcontroller interface function)

In serial control mode, a microcontroller can perform the IC settings. In serial control mode, pins 18, 19, and 20 are used as the attenuator input pins as shown in the table below.

|         | Tuble 4 Tills III Schar Control Wode |                              |  |  |  |  |
|---------|--------------------------------------|------------------------------|--|--|--|--|
| PIN No. | PIN NAME                             | PIN DESCRIPTION              |  |  |  |  |
| 18      | LATCH                                | Data latch signal input pin  |  |  |  |  |
| 19      | SHIFT                                | Shift clock signal input pin |  |  |  |  |
| 20      | ATT                                  | Data input pin               |  |  |  |  |

Table 4 Pins in Serial Control Mode

The LATCH and ATT signals are loaded to the LSI internal shift register on the SHIFT signal rising edge. Accordingly, as shown in the Fig.10 timing example, the data input from the ATT pin on the shift signal rising edge must be valid. The LATCH pulse must rise at least  $1.5\mu$ s after the final clock rising edge input from the SHIFT pin. Operating the shift clock with LATCH low destabilizes the internal states, possibly causing malfunction.

Therefore, set the LATCH signal to low level after loading D7 to the register.




Fig.10 Example of Serial Control Mode Data Setting Timing

In serial control mode, control is as follows.

Set all the control bits when the IC power is switched on.

**Table 5 Serial Mode Control** 

| SERIAL INPUT DATA | CONTRO | L SIGNAL  |
|-------------------|--------|-----------|
| D7                | 0      | 1         |
| D6                | AT6    | $\mu$ BS  |
| D5                | AT5    | $\mu$ EMP |
| D4                | AT4    | _         |
| D3                | AT3    | <u> </u>  |
| D2                | AT2    | _         |
| D1                | AT1    | _         |
| D0                | AT0    | _         |

ATO to 6 : Attenuation level setting  $\mu$ BS : De-emphasis switching

 $\mu$ EMP : De-emphasis on / off switching

# (1) Digital attenuator

D7 = low sets digital attenuator control mode. The attenuator can be set in 128 steps. The following table shows the relationship between the commands and the output.

Table 6 Attenuator Data vs Audio Output

| ATTENUATION DATA<br>D6 VS D0 | AUDIO OUTPUT |
|------------------------------|--------------|
| 7F (HEX)                     | 0dB          |
| 7E (HEX)                     | - 0.069dB    |
| :                            | <u>:</u>     |
| 01 (HEX)                     | – 42.076dB   |
| 00 (HEX)                     | _ ∞          |

The 01 (HEX) to 7E (HEX) attenuation value is calculated by the following formula.

ATT =  $20\ell$ og (input data / 127) dB

Example: With attenuation data 7A:

ATT = 20log (122 / 127) dB = -0.349 dB

D7 = high sets de-emphasis switching mode.

# (2) Digital de-emphasis filter

The digital de-emphasis filter is controlled by the  $\mu$ EMP and  $\mu$ BS signals.

Table 7 Digital De-emphasis Filter Setting

|                     |    | -  |      | -   | -  |
|---------------------|----|----|------|-----|----|
| $\mu$ BS            | Н  | Н  | L    | L   |    |
| $\mu$ EMP           | Н  | L  | Н    | L   |    |
| Mode (fs selection) | 32 | 48 | 44.1 | Off | (k |

(kHz)

# **MAXIMUM RATINGS** (Ta = $25^{\circ}$ C)

| CHARACTERISTIC        | SYMBOL           | RATING                   | UNIT |  |
|-----------------------|------------------|--------------------------|------|--|
|                       | $V_{DD}$         | -0.3~6.0                 | V    |  |
| Supply Voltage        | $V_{DA}$         | -0.3~6.0                 |      |  |
|                       | $V_{DX}$         | -0.3~6.0                 |      |  |
| Input Voltage         | V <sub>in</sub>  | $-0.3 \sim V_{DD} + 0.3$ | V    |  |
| Power Dissipation     | PD               | 200                      | mW   |  |
| Operating Temperature | T <sub>opr</sub> | - 35~85                  | °C   |  |
| Storage Temperature   | T <sub>stg</sub> | - 55~150                 | °C   |  |


# **ELECTRICAL CHARACTERISTICS** (Unless otherwise specified, $Ta = 25^{\circ}C$ , $V_{DD} = V_{DX} = V_{DA} = 5V$ ) DC Characteristics

| CHARACTERISTIC   |            | SYMBOL          | TEST<br>CIR-<br>CUIT | TEST CONDITION | MIN.                     | MAX. | MAX.                     | UNIT     |
|------------------|------------|-----------------|----------------------|----------------|--------------------------|------|--------------------------|----------|
|                  |            | $V_{DD}$        |                      |                | 4.5                      | 5.0  | 5.5                      |          |
| Operating Supply | Voltage    | $V_{DX}$        | ] —                  | Ta = −35~85°C  | 4.5                      | 5.0  | 5.5                      | V        |
|                  |            | $V_{DA}$        |                      |                | 4.5                      | 5.0  | 5.5                      |          |
| Supply Current   |            | I <sub>DD</sub> | _                    | XI = 16.9MHz   |                          | 12   | 20                       | mΑ       |
| Input Voltage    | High Level | V <sub>IH</sub> |                      |                | V <sub>DD</sub><br>× 0.7 | 1    | V <sub>DD</sub>          | <b>V</b> |
|                  | Low Level  | V <sub>IL</sub> |                      | _              | 0                        |      | V <sub>DD</sub><br>× 0.3 | V        |
| Input Current    | High Level | lΗ              |                      |                | - 10                     |      | 10                       |          |
| input current    | Low Level  | IIL             |                      | _              | - 10                     |      | 10                       | $\mu$ A  |

# AC CHARACTERISTICS (Oversampling ratio = 192fs)

| CHARACTERISTIC         | SYMBOL           | TEST<br>CIR-<br>CUIT | TEST CONDITION   | MIN. | TYP.        | MAX. | UNIT   |
|------------------------|------------------|----------------------|--|------|-------------|------|--------|
| Noise Distortion       | THD + N1         | 1                    | Total harmonic distortion<br>+ noise 1kHz sine wave,<br>full-scale input<br>VDD = VDX = VDA = 5V | _    | <b>–</b> 85 | - 80 | dB     |
| Signal-to-noise Ration | S/N              | 1                    |  | 88   | 96          | _    | dB     |
| Dynamic Range          | DR               | 1                    | 1kHz sine wave, -60dB input conversion   | 90   | 95          | _    | dB     |
| Crosstalk              | СТ               | 1                    | 1kHz sine wave, full-scale input   | _    | - 95        | - 90 | dB     |
| Analog Output Level    | Aout1            | 1                    | 1kHz sine wave, full-scale input VDD = VDX = VDA = 5V  | _    | 1175        | 1    | mVrms  |
| Operating Frequency    | f <sub>opr</sub> | _                    | $V_{DD} = V_{DA} = V_{DX} \ge 4.5V$  | 10   | 16.9344     | 19.2 | MHz    |
| Input Frequency        | fLR              | _                    | LRCK duty cycle = 50%  | 30   | 44.1        | 100  | kHz    |
|                        | fBCK             |                      | BCK duty cycle = 50%   | 0.96 | 2.1168      | 4.3  | MHz    |
| Rise Time              | t <sub>r</sub>   | _                    | LRCK, BCK pin (10 to 90%)  | _    | _           | 15   | — ns l |
| Fall Time              | t <sub>f</sub>   |                      |  | _    | _           | 15   |        |
| Delay Time             | <sup>t</sup> d   |                      | BCK Edge $\rightarrow$ LRCK, DATA  | _    | _           | 40   | ns     |

• Test circuit 1: Using application circuit



SG : Anritsu MG-22A or equivalent LPF : Shibasoku 725C built-in filter


Distortion factor gauge: Shibasoku 725C or equivalent

| PARAMETER<br>MEASURED | DISTORTION FACTOR GAUGE FILTER SETTING A WEIGHT |
|-----------------------|---|
| THD + N, CT           | Off   |
| S/N, DR               | On  |


A weight

: IEC-A or equivalent

• AC characteristic point (Input signal setting: LRCK, BCK, DATA)



#### **APPLICATION CIRCUIT**



12

# PACKAGE DIMENSIONS SSOP24-P-300-6.65A


0.325TYP


0.325TYP

0.325TYP

0.65

Unit: mm





Weight: 0.14g (Typ.)

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.