

**MOTOROLA  
SEMICONDUCTOR**  
TECHNICAL DATA

*Designer's Data Sheet*  
**Power Field Effect Transistor**  
**P-Channel Enhancement-Mode**  
**Silicon Gate**


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data —  $I_{DSS}$ ,  $V_{DS(on)}$ ,  $V_{GS(th)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



**MTM12P10  
MTP12P06  
MTP12P10**

TMOS POWER FETs  
12 AMPERES  
 $R_{DS(on)} = 0.3 \text{ OHM}$   
60 and 100 VOLTS




**MAXIMUM RATINGS**


Rating	Symbol	MTM OR MTP		Unit
		12P06	12P10	
Drain-Source Voltage	$V_{DSS}$	60	100	Vdc
Drain-Gate Voltage ( $R_{GS} = 1 \text{ M}\Omega$ )	$V_{DGR}$	60	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ( $t_p \leq 50 \mu\text{s}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$		Vdc Vpk
Drain Current Continuous Pulsed	$I_D$ $I_{DM}$	12 28		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	75 0.6		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J$ , $T_{stg}$	-65 to 150		°C

**THERMAL CHARACTERISTICS**

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	1.67	°C/W
	$R_{\theta JA}$	30	
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	260	°C
		300	



MTM12P10  
CASE 1-07  
TO-204AA



MTP12P06  
MTP12P10  
CASE 221A-06  
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 0.25 \text{ mA}$ ) MTM/MTP12P06 MTM/MTP12P10	$V_{(BR)DSS}$	60 100	— —	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = \text{Rated } V_{DSS}$ , $V_{GS} = 0$ ) ( $V_{DS} = \text{Rated } V_{DSS}$ , $V_{GS} = 0$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	— —	10 100	$\mu\text{A}/\text{dC}$
Gate-Body Leakage Current, Forward ( $V_{GSF} = 20 \text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSSF}$	—	100	nAdc
Gate-Body Leakage Current, Reverse ( $V_{GSR} = 20 \text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSSR}$	—	100	nAdc
<b>ON CHARACTERISTICS*</b>				
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$ ) $T_J = 100^\circ\text{C}$	$V_{GS(\text{th})}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ( $V_{GS} = 10 \text{ Vdc}$ , $I_D = 6 \text{ Adc}$ )	$R_{DS(\text{on})}$	—	0.3	Ohm
Drain-Source On-Voltage ( $V_{GS} = 10 \text{ V}$ ) ( $I_D = 12 \text{ Adc}$ ) ( $I_D = 6 \text{ Adc}$ , $T_J = 100^\circ\text{C}$ )	$V_{DS(\text{on})}$	— —	4.2 3.8	Vdc
Forward Transconductance ( $V_{DS} = 15 \text{ V}$ , $I_D = 6 \text{ A}$ )	$g_{FS}$	2	—	mhos
<b>DYNAMIC CHARACTERISTICS</b>				
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 10	$C_{iss}$	—	920
Output Capacitance		$C_{oss}$	—	575
Reverse Transfer Capacitance		$C_{rss}$	—	200
<b>SWITCHING CHARACTERISTICS* (<math>T_J = 100^\circ\text{C}</math>)</b>				
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ ) See Figures 12 and 13	$t_{d(on)}$	—	50
Rise Time		$t_r$	—	150
Turn-Off Delay Time		$t_{d(off)}$	—	150
Fall Time		$t_f$	—	150
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D$ , $V_{GS} = 10 \text{ V}$ )	$Q_g$	33 (Typ)	50
Gate-Source Charge		$Q_{gs}$	16 (Typ)	—
Gate-Drain Charge		$Q_{gd}$	17 (Typ)	—
<b>SOURCE DRAIN DIODE CHARACTERISTICS*</b>				
Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	$V_{SD}$	4 (Typ)	5.5
Forward Turn-On Time		$t_{on}$	Limited by stray inductance	
Reverse Recovery Time		$t_{rr}$	300 (Typ)	—
<b>INTERNAL PACKAGE INDUCTANCE (TO-204)</b>				
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	$L_d$	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	$L_s$	12.5 (Typ)	—	
<b>INTERNAL PACKAGE INDUCTANCE (TO-220)</b>				
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	$L_d$	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	$L_s$	7.5 (Typ)	—	

\*Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics



Figure 2. Gate-Threshold Voltage Variation  
With Temperature

Figure 3. Transfer Characteristics





Figure 4. Normalized Breakdown Voltage  
versus Temperature

Figure 5. On-Resistance versus Drain Current


Figure 6. On-Resistance Variation  
With Temperature

## SAFE OPERATING AREA INFORMATION



**Figure 7. Maximum Rated Forward Biased Safe Operating Area**

3



**Figure 8. Maximum Rated Switching Safe Operating Area**

## FORWARD BIASED SAFE OPERATING AREA


The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

## SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$



**Figure 9. Thermal Response**




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-to-Source Voltage

3




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms