CMOS 8-Bit Microcontroller

TMP87C807U

87C807 is high speed and high performance 8-bit single chip microcomputers with small package. The MCU contain CPU core, ROM, RAM, input/output ports, six multi-function timer/counters, a serial interface, a high speed serial output, and two clock generators on a chip.

87C807 is compatibled with 87PH47 except for ROM size, RAM size and A/D converter.

Part No.	ROM	RAM	Package	OTP MCU
TMP87C807U	8 K × 8-bit	256 × 8-bit	P-QFP44-1010-0.80	TMP87PH47U

Features

- 8-bit single chip microcomputer TLCS-870 Series
- •Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)
- ◆412 basic instructions
 - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ▶ 14 interrupt sources (External: 6, Internal: 8)
 - All sources have independent latches each, and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- Input/Output ports (37 pins)
 - High current output: 8 pins (typ. 20 mA)
 - Output: 2 pins
- ◆Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- ◆Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- ◆Divider output function (frequency: 1 kHz to 8 kHz)
- ◆Watchdog Timer
- ◆8-bit Serial Interface
 - With 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- \bullet 8-bit High Speed Serial Output (rate: max. 1 bit/ μ s)
- Dual clock operation
- Five Power saving operating modes.
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ◆Wide operating voltage: 2.7 to 5.5 V at 4.2 MHz/32.768 kHz, 4.5 to 5.5 V at 8 MHz/32.768 kHz
- Emulation Pod: BM87CH47U0A


- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


 The information contained herein is subject to change without notice.




P-QFP44-1010-0.80

3-07-1 1999-08-23

Pin Assignments (Top View)



Block Diagram



Pin Function

Pin Name	Input / Output	Func	tion				
P07 to P00	I/O						
P17, P16	I/O	Two 8-bit programmable input/output ports (tri-state).					
P15 (TC2)	I/O (Input)	Each bit of these ports can be	Timer/Counter 2 input				
P14 (PPG)		individually configured as an input or an output under software control.	Programmable pulse generator output				
P13 (DVO)	I/O (Output)	During reset, all bits are configured as	Divider output				
P12 (INT2 / TC1)		inputs. When used as a divider output or a PPG	External interrupt input 2 or Timer/Counter 1 input				
P11 (INT1)	I/O (Input)	output, the latch must be set to "1".	External interrupt input 1				
P10 (ĪNTŌ)			External interrupt input 0				
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used				
P21 (XTIN)	I/O (Input)	When used as an input port, the latch	and XTOUT is opened.				
P20 (ĪNT5/STOP)	i/O (iliput)	must be set to "1".	External interrupt input 5 or STOP mode release signal input				
P51, P50	Output	2-bit output port with latch					
P67 to P60	I/O (Output)	8-bit programmable input/output port (tri-state). Each bit of the port can be individually configured as an input or an output under software control.					
P77 (HSO)		8-bit programable input/output port	HSO serial data output				
P76 (HSCK)] [/O (O t = t)	(tri-state).	HSO serial clock output				
P75 (SO)	I/O (Output)		SIO serial data output				
P74 (SI)		When used as an input port, a SIO	SIO serial data input				
P73 (SCK)	1/0 (1/0)	input/output, an external interrupt input	SIO serial clock input/output				
P72 (PWM / PDO)	I/O (Output)	or a PWM/PDO output, the latch must be set to "1".	8-bit PWM output or 8-bit programmable divider output				
P71 (INT4)	1/O (In must)		External interrupt input 4				
P70 (INT3 / TC3)	l/O (Input)		External interrupt input 3 or Timer/Counter 3 input				
XIN, XOUT	Input, Output	Posportor connecting pins for high frequency clock					
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock reset output.					
TEST	Input	Test pin for out-going test. Be fixed at low level.					
VDD, VSS	Power Supply	2.7 to 5.5 V, 0V (GND)					
N.C		Be fixed at low level.					

Operational Description

1. CPU Core FUnctions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C807. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Conditions	Ratings	Unit	
Supply Voltage	V_{DD}		- 0.3 to 6.5	٧	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V	
Output Voltage	V _{OUT}		- 0.3 to V _{DD} + 0.3	V	
O 1 2 1 C 2 2 2 1 (B 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	I _{OUT1}	Ports P1, P2, P5, P6, P7	3.2		
Output Current (Per 1 pin)	I _{OUT2}	Port P0	30	mA	
0.1.15	Σ I _{OUT1}	Ports P1, P2, P5, P6, P7	100		
Output Current (Total)	Σ I _{OUT2}	Port P0	120	mA	
Power Dissipation [Topr = 70°C]	PD		350	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		- 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	C	Conditions	Min	Max	Unit
			f- 0.0411-	NORMAL1, 2 mode	4.5		
			fc = 8 MHz	IDLE1, 2 mode	4.5		
			f- 4.2.NALI-	NORMAL1, 2 mode			
Supply Voltage	V_{DD}		fc = 4.2 MHz	IDLE1, 2 mode]	5.5	V
			fs =	SLOW mode	2.7		
			32.768 kHz	SLEEP mode]		
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5 V V _{DD} <4.5 V		$V_{DD} \times 0.70$	× 0.70	
Input High Voltage	V _{IH2}	Hysteresis input			$V_{DD} \times 0.75$ V_{DD}		V
	V _{IH3}				$V_{DD} \times 0.90$		
	V_{IL1}	Except hysteresis input	V >45V			$V_{DD} \times 0.30$	
Input Low Voltage	V_{IL2}	Hysteresis input	V _{DD} ≧ 4.5 V		0	$V_{DD} \times 0.25$	V
	V_{IL3}		V	V _{DD} <4.5 V		$V_{DD} \times 0.10$	
Clock Frequency	fc	XIN, XOUT	V _{DD} = 4.5 to 5.5 V		1.0	8.0	MHz
		AIN, AUUT	V _{DD} = 2.7 to 5.5 V		1.0	4.2	IVITZ
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc: Supply voltage range is specified in NORMAL 1/2 mode and IDLE 1/2 mode.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V_{HS}	Hysteresis inputs		-	0.9	_	V
Input Current	I _{IN1} I _{IN2} I _{IN3}	TEST Open drain ports, Tri-state ports RESET, \overline{STOP} $V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.5 \text{ V/O V}$		-	-	± 2	μΑ
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage	I _{LO1}	Sink open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	_	_	2	
Current	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V}/0 \text{ V}$	_	_	± 2	μA
Output High Voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	-	V
Output Low Voltage	V_{OL}	Except XOUT and P0	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	V
Output Low current	I _{OL3}	P0	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	-	mA
Supply Current in NORMAL 1, 2 modes			$V_{DD} = 5.5 V$ fc = 8 MHz	_	6	9	
Supply Current in IDLE 1, 2 modes			fs = 32.768 kHz V _{IN} = 5.3 V/0.2 V	_	3	4.5	mA
Supply Current in NORMAL 1, 2 modes			V _{DD} = 3.0 V fc = 4.19 MHz	-	2	3	_
Supply Current in IDLE 1, 2 modes	I _{DD}		fs = 32.768 kHz V _{IN} = 2.8 V/0.2 V	-	1	1.5	mA
Supply Current in SLOW mode			V _{DD} = 3.0 V fs = 32.768 kHz	-	30	60	
Supply Current in SLEEP mode			$V_{IN} = 2.8 \text{ V}/0.2 \text{ V}$	_	15	30	μΑ
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V}/0.2 \text{ V}$	-	0.5	10	μΑ

Note 1: Typical values show those at Topr = 25° C , $V_{DD} = 5$ V.

Note 2: Input Current I_{IN1} , I_{IN3} ; The current through resistor is not included, when the input resistor (pull-up or pull-down) is contained.

A.C. Characteristics - 1

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 modes	0.5			· μs
Na shina Guala Tina	١.	In IDLE1, 2 modes	0.5	_	4	
Machine Cycle Time	t _{cy}	In SLOW mode	117.6		422.2	
		In SLEEP mode	117.6	_	133.3	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	F0			
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz	50	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	-	1	μ S

A.C. Characteristics - 2

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 mode	0.95		4.0	
Machine Cycle Time	١.	In IDLE1, 2 mode	0.95	_	10	μς
	t _{cy}	In SLOW mode	117.6		122.2	
		In SLEEP mode	117.6	_	133.3	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	110			
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 4.2 MHz	110	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	1	1	μ S

Recommended Oscillating Conditions - 1


$$(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$$

Parameter Oscillator		F	Personal del Oction		Recommended Condition		
rarameter	er Oscillator Frequency Recommended Oscillator		C ₁	C ₂			
			MURATA	CSA8.00MTZ			
	Ceramic Resonator	8 MHz		CSACS8.00MT	30 pF	30 pF	
				CSTCS8.00MT			
High-frequency		4.19 MHz	MURATA	CSA4.19MGU	built-in	built-in	
				CST4.19MGWU	30 pF	30 pF	
c	Crystal Oscillator	8 MHz	NDK	AT-51	16 pF	16 pF	
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	12 pF	12 pF	


Recommended Oscillating Conditions-2 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

$$(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C}$$

Parameter Oscillator		Oscillator	Recommended Oscillator		Recommended Constant		
rarameter	Parameter Oscillator				C ₁	C ₂	
		amic Resonator 4.19 MHz	MURATA	CSA4.19 MGU	30 pF	30 pF	
High-frequency	Ceramic Resonator		MURATA	CST4.19MGWU	built-in	built-in	
				C514. 19MGWU	30 pF	30 pF	
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15 pF	15 pF	



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fiedstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.

3-07-83