18-bit, 1 MSPS PulSAR™ ADC in MSOP/QFN

Preliminary Technical Data

ANALOG DEVICES

AD7982

18-bit resolution with no missing codes

Throughput: 1MSPS Low Power dissipation: 7.5 mW @ 1MSPS, 75 µW @ 10kSPS INL: ±1 LSB typ, ±2.5 LSB max Dynamic range: 99 dB True differential analog input range: ±V_{REF} 0 V to V_{REF} with V_{REF} between 2.5V to 5.0V Any input range and easy to drive with the ADA4941 No pipeline delay Single-supply 2.5V operation with 1.8 V/2.5 V/3 V/5 V logic interface Serial interface SPI®/QSPI™/MICROWIRE™/DSP-compatible Daisy-chain multiple ADCs and BUSY indicator 10-lead package: MSOP (MSOP-8 size) and QFN (LFCSP), 3 mm × 3 mm same space as SOT-23

APPLICATIONS


Battery-powered equipment Data acquisitions Instrumentation Medical instruments Seismic Data Acquisition Systems

Table 1. MSOP, QFN(LFCSP)/SOT-23 14, 16 and 18-Bit ADC

-	100 kSPS	250 kSPS	400- 500	1000 kSPS	ADC Driver
Туре			kSPS		
18Bit		<u>AD7691</u> ¹	<u>AD7690¹</u>	AD7982 ¹	<u>ADA4941</u>
					<u>ADA4841</u>
16Bit	<u>AD7680</u>	AD7685 ¹	AD7686 ¹	<u>AD7980</u> 1	<u>ADA4941</u>
	<u>AD7683</u>	AD7687 ¹	AD7688 ¹		<u>ADA4841</u>
	<u>AD7684</u>	<u>AD7694</u>	AD7693 ¹		
14Bit	<u>AD7940</u>	AD7942 ¹	AD7946 ¹		

¹ Pin-for-pin compatible.

APPLICATION DIAGRAM EXAMPLE



GENERAL DESCRIPTION

The AD7982 is a 18-bit, successive approximation, analog-todigital converter (ADC) that operates from a single power supply, VDD. It contains a low power, high speed, 18-bit sampling ADC and a versatile serial interface port. On the CNV rising edge, it samples the voltage difference between IN+ and IN- pins. The voltages on these pins usually swing in opposite phase between 0 V and REF. The reference voltage, REF, is applied externally and can be set independently of the supply voltage, VDD.

Its power scales linearly with throughput.

The SPI-compatible serial interface also features the ability, using the SDI input, to daisy chain several ADCs on a single, 3-wire bus and provides an optional BUSY indicator. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate supply VIO.

The AD7982 is housed in a 10-lead MSOP or a 10-lead QFN (LFCSP) with operation specified from -40° C to $+85^{\circ}$ C.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Specifications	3
Timing Specifications	5
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	7
Terminology	3
Circuit Information10)
Converter Operation)
Typical Connection Diagram11	1
Analog Input 12	2
Driver Amplifier Choice12	2
Single-to-Differential Driver13	3
Single-to-Differential Driver13	3

Voltage Reference Input	13
Power Supply	13
Digital Interface	14
CS MODE 3-Wire, No BUSY Indicator	15
CS Mode 3-Wire with BUSY Indicator	16
CS Mode 4-Wire with BUSY Indicator	18
Chain Mode, No BUSY Indicator	19
Chain Mode with BUSY Indicator	20
Application Hints	21
Layout	21
Evaluating the AD7982's Performance	21
Outline Dimensions	22

REVISION HISTORY

SPECIFICATIONS

VDD = 2.5 V, VIO = 2.3 V to 5.5 V, V_{REF} = 5V, T_A = -40°C to +85°C, unless otherwise noted.

Table 2.

Parameter	Conditions	Min Ty	p Max	Unit
RESOLUTION		18		Bits
ANALOG INPUT				
Voltage Range	IN+-IN-	-V _{REF}	+V _{REF}	V
Absolute Input Voltage	IN+, IN–	-0.1	V _{REF} + 0.1	V
Analog Input CMRR	$f_{IN} = 1 MHz$	66		dB
Leakage Current at 25°C	Acquisition phase	15	0	uA
Input Impedance		See the A	nalog Input section	
ACCURACY				
No Missing Codes		18		Bits
Differential Linearity Error		-1 ±0	.5 +2	LSB ¹
Integral Linearity Error		-2.5 ±1	+2.5	LSB
Transition Noise	REF = 5 V	1.0)5	LSB
Gain Error ² , T _{MIN} to T _{MAX}		±2		LSB
Gain Error Temperature Drift		±1		ppm/°C
Zero Error ² , T _{MIN} to T _{MAX} ±1				mV
Zero Temperature Drift		±1		ppm/°C
Power Supply Sensitivity	$VDD = 2.5V \pm 5\%$	±0	.1	LSB
THROUGHPUT				
Conversion Rate		0	1	MSPS
Transient Response	Full-scale step		250	ns
AC ACCURACY				
Dynamic Range	$V_{REF} = 5 V$	99		dB ³
Spurious-Free Dynamic Range	$f_{IN} = 1 \text{ kHz}$	-1	20	dB
Total Harmonic Distortion	$f_{IN} = 1 \text{ kHz}$	-1	17	dB
Signal-to-(Noise + Distortion)	$f_{IN} = 1 \text{ kHz}, V_{REF} = 5 \text{ V}$	98		dB
Intermodulation Distortion ⁴		11.	5	dB

¹ LSB means least significant bit. With the ±5 V input range, one LSB is 38.15 μV. ² See Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference. ³ All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.

 4 f_{IN1} = 21.4 kHz, f_{IN2} = 18.9 kHz, each tone at -7 dB below full-scale.

VDD = 2.5 V, VIO = 2.3 V to 5.5V, V_{REF} = 5V, T_A = -40°C to +85°C, unless otherwise noted.

Table 3.

Parameter	Conditions	Min	Тур	Max	Unit
REFERENCE					
Voltage Range		2.4		5.1	V
Load Current	1MSPS, $REF = 5 V$		500		μΑ
SAMPLING DYNAMICS					
–3 dB Input Bandwidth			10		MHz
Aperture Delay	VDD = 2.5 V		2.5		ns
DIGITAL INPUTS					
Logic Levels					
VIL		-0.3		$0.3 \times \text{VIO}$	V
VIH		$0.7 \times \text{VIO}$		VIO + 0.3	V
lı.		-1		+1	μΑ
Ін		-1		+1	μΑ
DIGITAL OUTPUTS					
Data Format		Serial	18 bits twos	complement	
Pipeline Delay				ilable immediately	
		afte	r completed	conversion	
Vol	I _{SINK} = +500 μA			0.4	V
V _{OH}	$I_{SOURCE} = -500 \ \mu A$	VIO – 0.3			V
POWER SUPPLIES					
VDD		2.37	2.5	2.63	V
VIO	Specified performance	2.3		5.5	V
VIO Range		1.8		5.5	V
Standby Current ^{1, 2}	VDD and VIO = 2.5 V, 25°C		1		nA
Power Dissipation	10 kSPS throughput		75		μW
	1 MSPS throughput		7.5		mW
Energy per conversion			7.5		nJ/sample
TEMPERATURE RANGE ³					
Specified Performance	T _{MIN} to T _{MAX}	-40		+85	°C

¹ With all digital inputs forced to VIO or GND as required.
 ² During acquisition phase.
 ³ Contact sales for extended temperature range.

TIMING SPECIFICATIONS

 -40° C to $+85^{\circ}$ C, VDD = 2.37 V to 2.63 V, VIO = 2.3 V to 5.5 V, unless otherwise stated.

Table 4.1

Parameter	Symbol	Min	Тур	Max	Unit
Conversion Time: CNV Rising Edge to Data Available	t _{conv}	350		750	ns
Acquisition Time	t _{ACQ}	250			ns
Time Between Conversions	tcyc	1000			ns
CNV Pulse Width (CS Mode)	t cnvh	10			ns
SCK Period (CS Mode or Chain mode)	tscк				ns
VIO Above 4.5 V		10			ns
VIO Above 3 V		10.5			ns
VIO Above 2.7 V		11.5			ns
VIO Above 2.3 V		12.5			ns
VIO Above 1.7 V		14.5			ns
SCK Low Time	t _{SCKL}	3			ns
SCK High Time	tscкн	3			ns
SCK Falling Edge to Data Remains Valid	t _{HSDO}	3			ns
SCK Falling Edge to Data Valid Delay	t _{DSDO}				
VIO Above 4.5 V				7.5	ns
VIO Above 3 V				8	ns
VIO Above 2.7 V				9	ns
VIO Above 2.3 V				10	ns
VIO Above 1.7 V				13	ns
CNV or SDI Low to SDO D15 MSB Valid (\overline{CS} Mode)	t _{EN}				
VIO Above 3 V				10	ns
VIO Above 2.3 V				15	ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)	t _{DIS}			15	ns
SDI Valid Setup Time from CNV Rising Edge	tssdicnv	15			ns
SDI Valid Hold Time from CNV Rising Edge	t _{HSDICNV}	0			ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)	tssckcnv	5			ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)	t _{HSCKCNV}	5			ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)	tssdisck	2.5			ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)	t _{HSDISCK}	3			ns
SDI High to SDO High (Chain Mode with BUSY indicator)	tosdosdi			15	ns

¹ See Figure 2 and Figure 3 for load conditions.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Table 5.	
Parameter	Rating
Analog Inputs	
IN+ ¹ , IN- ¹ to GND	-0.3 V to V _{REF} + 0.3 V
	or ±130 mA
Supply Voltage	
REF, VIO to GND	–0.3 V to +6.0V
VDD to GND	–0.3 V to +3.0 V
VDD to VIO	+3V to -6V
Digital Inputs to GND	–0.3 V to VIO + 0.3 V
Digital Outputs to GND	–0.3 V to VIO + 0.3 V
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
θ_{JA} Thermal Impedance	200°C/W (MSOP-10)
θ_{JC} Thermal Impedance	44°C/W (MSOP-10)
Lead Temperature Range	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹ See the Analog Input section.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.






Figure 2. Load Circuit for Digital Interface Timing




Figure 3. Voltage Levels for Timing

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. 10-Lead MSOP Pin Configuration




Figure 5. 10-Lead QFN (LFCSP) Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Function	
1	REF	AI	Reference Input Voltage. The REF range is from 2.3 V to 5.5V. It is referred to the GND pin. This pin should be decoupled closely to the pin with a 10 μ F capacitor.	
2	VDD	Р	Power Supply.	
3	IN+	AI	Differential Positive Analog Input.	
4	IN-	AI	Differential Negative Analog Input.	
5	GND	Р	Power Supply Ground.	
6	CNV	DI	Convert Input. This input has multiple functions. On its leading edge, it initiates the conversions and selects the interface mode of the part, chain or \overline{CS} mode. In \overline{CS} mode, it enables the SDO pin when low. In chain mode, the data should be read when CNV is high.	
7	SDO	DO	erial Data Output. The conversion result is output on this pin. It is synchronized to SCK.	
8	SCK	DI	erial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock.	
9	SDI	DI	Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows: Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 18 SCK cycles.	
			CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low, and if SDI or CNV is low when the conversion is complete, the BUSY indicator feature is enabled.	
10	VIO	Р	Input/Output Interface Digital Power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).	

¹AI = Analog Input, DI = Digital Input, DO = Digital Output, and P = Power

Preliminary Technical Data

TERMINOLOGY

Integral Nonlinearity Error (INL)

It refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (Figure 12).

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Zero Error

The difference between the ideal midscale voltage, that is, 0 V, from the actual voltage producing the midscale output code, that is, 0 LSB.

Gain Error

The first transition (from $100 \dots 00$ to $100 \dots 01$) should occur at a level ½ LSB above nominal negative full scale (-4.999981 V for the ±5 V range). The last transition (from 011...10 to 011...11) should occur for an analog voltage 1½ LSB below the nominal full scale (+4.999943 V for the ±5 V range.) The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula

 $ENOB = (S/[N + D]_{dB} - 1.76)/6.02$

and is expressed in bits.

Noise-free-code-resolution

It is the number of bits beyond which it is impossible to distinctly resolve individual codes. It is calculated as :

Noise-Free Code resolution = $log_2(2^N/peak-to-peak noise)$

and is expressed in bits.

Effective resolution

It is calculated as :

Effective resolution = $log_2(2^N/rms input noise)$

and is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB.

Dynamic Range

It is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in dB. It is measured with a signal at -60dBFs to include all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB.

Signal-to-(Noise + Distortion) Ratio (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in dB.


Aperture Delay

The measure of the acquisition performance and is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Transient Response

The time required for the ADC to accurately acquire its input after a full-scale step function was applied.

TYPICAL PERFORMANCE CHARACTERISTICS: VDD=2.5V, V_{REF}=5.0V, VIO=3.3V









Figure 8. FFT Plot








Figure 10. Histogram of a DC Input at the Code Transition




Figure 11. ADC Simplified Schematic

CIRCUIT INFORMATION

The AD7982 is a fast, low power, single-supply, precise 18-bit ADC using a successive approximation architecture.

The AD7982 is capable of converting 1,000,000 samples per second (1MSPS) and powers down between conversions. When operating at 10 kSPS, for example, it consumes 75 μ W typically, ideal for battery-powered applications.

The AD7982 provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple multiplexed channel applications.

The AD7982 can be interfaced to any 1.8 V to 5 V digital logic family. It is housed in a 10-lead MSOP or a tiny 10-lead QFN (LFCSP) that combines space savings and allows flexible configurations.

It is pin-for-pin-compatible with the 16-bit AD7980.

CONVERTER OPERATION

The AD7982 is a successive approximation ADC based on a charge redistribution DAC. Figure 11 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 18 binary weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN- inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$... $V_{REF}/262144$). The control logic toggles these switches, starting with the MSB, in order to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase and the control logic generates the ADC output code and a BUSY signal indicator.

Because the AD7982 has an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

Transfer Functions

V_{GND}).

The ideal transfer characteristic for the AD7982 is shown in Figure 12 and Table 7.





Figure 12. ADC Ideal Transfer Function

 Table 7. Output Codes and Ideal Input Voltages

Description	Analog Input V _{REF} = 5 V	Digital Output Code Hexa
FSR – 1 LSB	+4.999962 V	1FFFF ¹
Midscale + 1 LSB	+38.15 μV	00001
Midscale	0 V	00000
Midscale – 1 LSB	–38.15 μV	3FFFF
–FSR + 1 LSB	-4.999962 V	20001
–FSR	–5 V	20000 ²

 1 This is also the code for an overranged analog input (V_{IN+}-V_{IN-} above $V_{REF}-$

² This is also the code for an underranged analog input $(V_{IN+} - V_{IN-} below V_{GND})$.



¹SEE REFERENCE SECTION FOR REFERENCE SELECTION. ²C_{REF} IS USUALLY A 10µF CERAMIC CAPACITOR (X5R). ³SEE DRIVER AMPLIFIER CHOICE SECTION. ⁴OPTIONAL FILTER. SEE ANALOG INPUT SECTION.

Figure 13. Typical Application Diagram with Multiple Supplies

Figure 13 shows an example of the recommended connection diagram for the AD7982 when multiple supplies are available.

ANALOG INPUT

Figure 14 shows an equivalent circuit of the input structure of the AD7982.

The two diodes, D1 and D2, provide ESD protection for the analog inputs IN+ and IN-. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V because this causes these diodes to begin to forward-bias and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from VDD. In such a case, an input buffer with a short-circuit, current limitation can be used to protect the part.




Figure 14. Equivalent Analog Input Circuit

The analog input structure allows the sampling of the true differential signal between IN+ and IN-. By using these differential inputs, signals common to both inputs are rejected.

During the acquisition phase, the impedance of the analog inputs (IN+ or IN–) can be modeled as a parallel combination of capacitor, C_{PIN} , and the network formed by the series connection of R_{IN} and C_{IN} . C_{PIN} is primarily the pin capacitance. R_{IN} is typically 400 Ω and is a lumped component made up of some serial resistors and the on resistance of the switches. C_{IN} is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C_{PIN} . R_{IN} and C_{IN} make a 1-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise.

When the source impedance of the driving circuit is low, the AD7982 can be driven directly. Large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.

DRIVER AMPLIFIER CHOICE

Although the AD7982 is easy to drive, the driver amplifier needs to meet the following requirements:

• The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7982. The noise coming from the driver is filtered by the AD7982 analog input circuit 1-pole, low-pass filter made by R_{IN} and C_{IN} or by the external filter, if one is used. Because the typical noise of the AD7982 is 40 μ V rms, the SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20\log\left(\frac{40}{\sqrt{40^2 + \frac{\pi}{2}f_{-3dB}(Ne_N)^2}}\right)$$

where:

 f_{-3dB} is the input bandwidth in MHz of the AD7982 (10MHz) or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, +1 in buffer configuration).

 $e_{\rm N}$ is the equivalent input noise voltage of the op amp, in nV/ $\!\sqrt{\rm Hz}.$

- For ac applications, the driver should have a THD performance commensurate with the AD7982.
- For multichannel multiplexed applications, the driver amplifier and the AD7982 analog input circuit must settle for a full-scale step onto the capacitor array at a 18-bit level (0.0004%, 4 ppm). In the amplifier's data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 18-bit level and should be verified prior to driver selection.

Table 8. Recommended Driver Amplifiers

Amplifier	Typical Application
ADA4941	Very low noise, low power single to Differential
ADA4841	Very low noise, small and low power
AD8021	Very low noise and high frequency
AD8022	Low noise and high frequency
OP184	Low power, low noise, and low frequency
AD8655	5 V single-supply, low noise
AD8605, AD8615	5 V single-supply, low power

SINGLE-TO-DIFFERENTIAL DRIVER

For applications using a single-ended analog signal, either bipolar or unipolar, the ADA4941 single-ended-to-differential driver allows for a differential input into the part. The schematic is shown in Figure 15.

R1, R2 set the attenuation ratio between the input range and the ADC range (V_{REF}). R1, R2 and C_F shall be chosen depending on the desired input resistance, signal bandwidth, anti-aliasing and noise contribution.

– e.g.: for +/-10V range with 4k Ω impedance, R2=1k Ω and R1= 4k Ω

R3, R4 and R5, R6 set the common mode on, respectively, the IN- and IN+ inputs of the ADC which should be close to $V_{\text{REF}}/2$.

– e.g.: for +/-10V range with single supply, R3=8.45k $\Omega,$ R4= 11.8k Ω and R5=10.5k $\Omega,$ R6= 9.76k Ω




Figure 15. Single-Ended-to-Differential Driver Circuit

VOLTAGE REFERENCE INPUT

The AD7982 voltage reference input, REF, has a dynamic, input impedance and should therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source, for example, a reference buffer using the AD8031 or the AD8605, a 10 μ F (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.

If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a 22 μ F (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift ADR43x reference.

If desired, smaller reference decoupling capacitor values down to 2.2 μF can be used with a minimal impact on performance, especially DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REF and GND pins.

POWER SUPPLY

It uses two power supply pins: a core supply VDD and a digital input/output interface supply VIO. VIO allows direct interface with any logic between 1.8 V and VDD. To reduce the supplies needed, the VIO and VDD can be tied together. The AD7982 is independent of power supply sequencing between VIO and VDD. Additionally, it is very insensitive to power supply variations over a wide frequency range.

To ensure optimum performance, VDD should be roughly half of REF, the voltage reference input. For example if REF is 5.0V, VDD should be set to 2.5V (+/-5%).

The AD7982 powers down automatically at the end of each conversion phase and, therefore, the power scales linearly with the sampling rate. This makes the part ideal for low sampling rate (even a few Hz) and low battery-powered applications.

DIGITAL INTERFACE

Though the AD7982 has a reduced number of pins, it offers flexibility in its serial interface modes.

The AD7982, when in $\overline{\text{CS}}$ mode, is compatible with SPI, QSPI, digital hosts, and DSPs, e.g., Blackfin* ADSP-BF53x or ADSP-219x. This interface can use either 3-wire or 4-wire. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections useful, for instance, in isolated applications. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This is useful in low jitter sampling or simultaneous sampling applications.

The AD7982, when in chain mode, provides a daisy chain feature using the SDI input for cascading multiple ADCs on a single data line similar to a shift register.

The mode in which the part operates depends on the SDI level when the CNV rising edge occurs. The \overline{CS} mode is selected if SDI is high and the chain mode is selected if SDI is low. The SDI hold time is such that when SDI and CNV are connected together, the chain mode is always selected.

In either mode, the AD7982 offers the flexibility to optionally force a start bit in front of the data bits. This start bit can be used as a BUSY signal indicator to interrupt the digital host and trigger the data reading. Otherwise, without a BUSY indicator, the user must time out the maximum conversion time prior to readback.

The BUSY indicator feature is enabled as:

- In the $\overline{\text{CS}}$ mode, if CNV or SDI is low when the ADC conversion ends (Figure 19 and Figure 23).
- In the chain mode, if SCK is high during the CNV rising edge (Figure 27).

CS MODE 3-WIRE, NO BUSY INDICATOR

This mode is usually used when a single AD7982 is connected to an SPI compatible digital host. The connection diagram is shown in Figure 16 and the corresponding timing is given in Figure 17.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the \overline{CS} mode, and forces SDO to high impedance. Once a conversion is initiated, it will continue to completion irrespective of the state of CNV. For instance, it could be useful to bring CNV low to select other SPI devices, such as analog multiplexers, but CNV must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7982 enters the acquisition phase and powers down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used

to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the 18th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance.




Figure 16. CS Mode 3-Wire, No BUSY Indicator Connection Diagram (SDI High)




Figure 17. CS Mode 3-Wire, No BUSY Indicator Serial Interface Timing (SDI High)

CS MODE 3-WIRE WITH BUSY INDICATOR


This mode is usually used when a single AD7982 is connected to an SPI compatible digital host having an interrupt input.


The connection diagram is shown in Figure 18 and the corresponding timing is given in Figure 19.


With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the \overline{CS} mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion irrespective of the state of CNV. Prior to the minimum conversion time, CNV could be used to select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7982 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK


edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the optional 19th SCK falling edge, or when CNV goes high, whichever is earlier, SDO returns to high impedance.

If multiple AD7982s are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended to keep this contention as short as possible to limit extra power dissipation.









Preliminary Technical Data

CS Mode 4-Wire, No BUSY Indicator

This mode is usually used when multiple AD7982s are connected to an SPI compatible digital host.

A connection diagram example using two AD7982s is shown in Figure 20 and the corresponding timing is given in Figure 21.

With SDI high, a rising edge on CNV initiates a conversion, selects the $\overline{\text{CS}}$ mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, but SDI must be returned high before the minimum conversion

time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7982 enters the acquisition phase and powers down. Each ADC result can be read by bringing low its SDI input which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the 18th SCK falling edge, or when SDI goes high, whichever is earlier, SDO returns to high impedance and another AD7982 can be read.




Figure 20. CS Mode 4-Wire, No BUSY Indicator Connection Diagram




Figure 21. CS Mode 4-Wire, No BUSY Indicator Serial Interface Timing

CS MODE 4-WIRE WITH BUSY INDICATOR

This mode is usually used when a single AD7982 is connected to an SPI compatible digital host, which has an interrupt input, and it is desired to keep CNV, which is used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired.

The connection diagram is shown in Figure 22 and the corresponding timing is given in Figure 23.

With SDI high, a rising edge on CNV initiates a conversion, selects the $\overline{\text{CS}}$ mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, but SDI must be returned low before the minimum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data readback controlled by

the digital host. The AD7982 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the optional 19th SCK falling edge, or SDI going high, whichever is earlier, the SDO returns to high impedance.




Figure 22. CS Mode 4-Wire with BUSY Indicator Connection Diagram




Figure 23. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing

CHAIN MODE, NO BUSY INDICATOR

This mode can be used to daisy chain multiple AD7982s on a 3wire serial interface. This feature is useful for reducing component count and wiring connections, e.g., in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using two AD7982s is shown in Figure 24 and the corresponding timing is given in Figure 25.

When SDI and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion, selects the chain mode, and disables the BUSY indicator. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDO and the AD7982 enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are then clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $18 \times N$ clocks are required to readback the N ADCs. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate and, consequently more AD7982s in the chain, provided the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time.




Figure 24. Chain Mode, No BUSY Indicator Connection Diagram




Figure 25. Chain Mode, No BUSY Indicator Serial Interface Timing

Preliminary Technical Data

CHAIN MODE WITH BUSY INDICATOR

This mode can also be used to daisy chain multiple AD7982s on a 3-wire serial interface while providing a BUSY indicator. This feature is useful for reducing component count and wiring connections, e.g., in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using three AD7982s is shown in Figure 26 and the corresponding timing is given in Figure 27.

When SDI and CNV are low, SDO is driven low. With SCK high, a rising edge on CNV initiates a conversion, selects the chain mode, and enables the BUSY indicator feature. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their conversions, the nearend ADC (ADC C in Figure 26) SDO is driven high. This transition on SDO can be used as a BUSY indicator to trigger the data readback controlled by the digital host. The AD7982 then enters the acquisition phase and powers down. The data bits stored in the internal shift register are then clocked out, MSB first, by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $18 \times N +$ 1 clocks are required to readback the N ADCs. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently more AD7982s in the chain, provided the digital host has an acceptable hold time.




Figure 26. Chain Mode with BUSY Indicator Connection Diagram




Figure 27. Chain Mode with BUSY Indicator Serial Interface Timing

APPLICATION HINTS

The printed circuit board that houses the AD7982 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7982, with all its analog signals on the left side and all its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7982 is used as a shield. Fast switching signals, such as CNV or clocks, should never run near analog signal paths. Crossover of digital and analog signals should be avoided

At least one ground plane should be used. It could be common or split between the digital and analog section. In the latter case, the planes should be joined underneath the AD7982s.

The AD7982 voltage reference input REF has a dynamic, input impedance and should be decoupled with minimal parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, and ideally right up against, the REF and GND pins and connected with wide, low impedance traces.

Finally, the power supplies VDD and VIO of the AD7982 should be decoupled with ceramic capacitors, typically 100 nF, placed close to the AD7982 and connected using short and wide traces to provide low impedance paths and reduce the effect of glitches on the power supply lines.

An example of layout following these rules is shown in Figure 28 and Figure 29.

EVALUATING THE AD7982'S PERFORMANCE

Other recommended layouts for the AD7982 are outlined in the documentation of the evaluation board for the AD7982 (EVAL-AD7982-CB). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD3.




Figure 28. Example of Layout of the AD7982 (Top Layer)




Figure 29. Example of Layout of the AD7982 (Bottom Layer)

OUTLINE DIMENSIONS




Figure 30.10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters




Figure 31. 10-Lead Lead Frame Chip Scale Package [QFN (LFCSP_WD)] 3 mm × 3 mm Body, Very Very Thin, Dual Lead (CP-10-9) Dimensions shown in millimeters

NOTES