

FEATURES

- Readback Capability for all DACs
- On-Chip Latches for All DACs
- Linearity Grades to $\pm 1/8$ LSB
- Single Supply Voltage (5 Volt)
- DACs Matched to 1%
- Four Quadrant Multiplication
- Microprocessor TTL/CMOS Compatible
- Latch-Up Free
- Dual Version: MP7529B

APPLICATIONS

- Microprocessor Controlled Gain and Attenuation Circuits
- Microprocessor Controlled/Programmable Power Supplies
- Hardware Redundant Applications Requiring Data Readback

GENERAL DESCRIPTION

The MP7628 is a quad 8-bit Digital-to-Analog Converter designed using a decoded DAC architecture featuring excellent DAC-to-DAC matching and guaranteed monotonicity.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.


The readback function allows the user to poll or read the data latches, eliminating the need for storing information in RAM. In the event the microprocessor power supply is interrupted, it can poll the DACs to establish the last known system state.

Data is transferred into any of the four DAC data latches via common 8-bit TTL/CMOS compatible input port. Control inputs $\overline{DS1}$, $\overline{DS2}$ and A/\overline{B} determine which DAC is to be loaded. The MP7628's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors.

The device operates at +5 V power supply and dissipates less than 5mW.

All DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

SIMPLIFIED BLOCK DIAGRAM




ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	-40 to +85°C	MP7628JN	±1/2	±1/2	±1.8
Plastic Dip	-40 to +85°C	MP7628KN	±1/4	±1/4	±0.9
SOIC	-40 to +85°C	MP7628JS	±1/2	±1/2	±1.8
SOIC	-40 to +85°C	MP7628KS	±1/4	±1/4	±0.9
PLCC	-40 to +85°C	MP7628JP	±1/2	±1/2	±1.8
PLCC	-40 to +85°C	MP7628KP	±1/4	±1/4	±0.9
Ceramic Dip	-40 to +85°C	MP7628AD	±1/2	±1/2	±1.8
Ceramic Dip	-40 to +85°C	MP7628BD	±1/4	±1/4	±0.9
Ceramic Dip	-55 to +125°C	MP7628SD*	±1/2	±1/2	±1.8
Ceramic Dip	-55 to +125°C	MP7628TD*	±1/4	±1/4	±0.9


*Contact factory for non-compliant military processing

PIN CONFIGURATIONS


See Packaging Section for Package Dimensions



28 Pin CDIP, PDIP (0.600")
D28, N28



28 Pin SOIC (Jedec, 0.300")
S28



28 Pin PLCC
P28

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	V _{DD}	Power Supply
2	V _{REFA}	Reference Voltage for DAC A
3	R _{FBA}	Feedback Resistor for DAC A
4	I _{OUT1A}	Current Output 1 DAC A
5	I _{OUT2A} / I _{OUT2B}	Current Output 2 DAC A/DAC B
6	I _{OUT1B}	Current Output 1 DAC B
7	R _{FBB}	Feedback Resistor for DAC B
8	V _{REFB}	Reference Voltage for DAC B
9	DB0	Data Input Bit 0 (LSB)
10	DB1	Data Input Bit 1
11	DB2	Data Input Bit 2
12	DB3	Data Input Bit 3
13	DB4	Data Input Bit 4
14	DB5	Data Input Bit 5
15	DB6	Data Input Bit 6
16	DB7	Data Input Bit 7 (MSB)
17	A/ \bar{B}	DAC Selection
18	R/ \bar{W}	Read/Write
19	$\overline{DS1}$	Control 1
20	$\overline{DS2}$	Control 2
21	V _{REFD}	Reference Voltage for DAC D
22	R _{FBD}	Feedback Resistor for DAC D
23	I _{OUT1D}	Current Output 1 DAC D
24	I _{OUT2C} / I _{OUT2D}	Current Output 2 DAC C/DAC D
25	I _{OUT1C}	Current Output 1 DAC C
26	R _{FBC}	Feedback Resistor for DAC C
27	V _{REFC}	Reference Voltage for DAC C
28	GND	Ground

ELECTRICAL CHARACTERISTICS

($V_{DD} = +5\text{ V}$, $V_{REF} = +10\text{ V}$ unless otherwise noted)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
STATIC PERFORMANCE¹								
Resolution (All Grades)	N	8			8		Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity Spec.
J, A, S				±1/2			±1/2	
K, B, T				±1/4			±1/4	
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
J, A, S				±1/2			±1/2	
K, B, T				±1/4			±1/4	
Gain Error	GE						% FSR	Using Internal R_{FB} Digital Inputs = V_{INH}
J, A, S				±1.5			±1.8	
K, B, T				±0.8			±0.9	
Gain Temperature Coefficient ²	TC_{GE}						±2 ppm/°C	$\Delta\text{Gain}/\Delta\text{Temperature}$
Power Supply Rejection Ratio	PSRR			±200			±400 ppm/%	$ \Delta\text{Gain}/\Delta V_{DD} $ $\Delta V_{DD} = \pm 5\%$ Digital Inputs = V_{INH}
Output Leakage Current (all)	I_{OUT1}			±50			±200 nA	Digital Inputs = V_{INL}
REFERENCE INPUT								
Voltage Range ²				±20			12 ±20 V	
Input Resistance	R_{IN}	12		28	12	28	kΩ	
DIGITAL INPUTS³								
Logic Thresholds								
V_{INH}		2.4			2.4		V	
V_{INL}				0.8		0.8	V	
Input Leakage Current	I_{LKG}			±1		±10	μA	
Input Capacitance ²	C_{IN}		3				pF	
DATA BUS OUTPUTS								
Output Capacitance ²	C_{OUT}		7				pF	
Input Leakage Current	I_{LKG}			±1		±10	μA	
ANALOG OUTPUTS								
Propagation Delay ²		500			750		ns	From digital input to 90% of final analog output current
Output Capacitance ²	C_{OUT}		120				pF	DAC Inputs all 1's
Glitch Energy ²	C_{OUT}	160	80		440		pF nVs	DAC Inputs all 0's Typical for code transition from all 0's to all 1's

ELECTRICAL CHARACTERISTICS (CON'T)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
POWER SUPPLY⁵								
Functional Voltage Range ²	V_{DD}	4.5		5.5	4.5	5.5	V	All digital inputs = 0 V or all = 5 V
Supply Current	I_{DD}			50		50	μA	
SWITCHING CHARACTERISTICS^{2, 4}								
Data Write Time	t_W	320			400		ns	
Write Strobe Req.	t_{DSW}	200			250		ns	
Data Hold Time	$t_{DHL D}$	40			50		ns	
Data Read Time	t_R	480			600		ns	
3-state Hold Time	t_{TSHD}	240			300		ns	
Read Strobe Req.	t_{DSR}	320			400		ns	

NOTES:

- 1 Full Scale Range (FSR) is 10V for unipolar mode.
- 2 Guaranteed but not production tested.
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See timing diagrams.
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice


ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2}

V_{DD} to GND +7 V	Storage Temperature -65°C to +150°C
Digital Input Voltage to GND (2)	. GND -0.5 to V_{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
I_{OUT1} , I_{OUT2} to GND (2) GND -0.5 to V_{DD} +0.5 V	Package Power Dissipation Rating to 75°C	
V_{REF} to GND ±25 V	CDIP, PDIP, SOIC, PLCC 1050mW
V_{RFB} to GND ±25 V	Derates above 75°C 14mW/°C


NOTES:

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

TIMING DIAGRAM READ CYCLE



TIMING DIAGRAM WRITE CYCLE



MODE SELECTION TABLE

DS1	DS2	A/ \bar{B}	R/ \bar{W}	MODE	DAC
L	H	H	L	WRITE	A
L	H	L	L	WRITE	B
H	L	H	L	WRITE	C
H	L	L	L	WRITE	D
L	H	H	H	READ	A
L	H	L	H	READ	B
H	L	H	H	READ	C
H	L	L	H	READ	D
L	L	H	L	WRITE	A & C
L	L	L	L	WRITE	B & D
H	H	X	X	HOLD	A/B/C/D
L	L	H	H	HOLD	A/B/C/D
L	L	L	H	HOLD	A/B/C/D

L = LOW STATE
 H = HIGH STATE
 X = DON'T CARE

INTERFACE LOGIC INFORMATION

DAC Selection: All DAC latches share a common 8-bit input port. The control inputs $\overline{DS1}$, $\overline{DS2}$, A/\overline{B} select which DAC can accept data from the input port.

Mode Selection: Inputs \overline{DS} and R/\overline{W} control the operating mode of the selected DAC. See *Mode Selection Table on the previous page*.

Write Mode: When \overline{DS} and R/\overline{W} are both low the selected DAC is in the write mode. The input data latches of the selected

DAC are transparent and its analog output responds to activity on DB0-DB7.


Hold Mode: The selected DAC latch retains the data which was present on DB0-DB7 just prior to \overline{DS} and R/\overline{W} assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

Read Mode: When \overline{DS} is low and R/\overline{W} is high, the selected DAC is in the read mode and the data held in the appropriate latch is outputted to the data bus.

APPLICATION NOTES

Refer to Section 8 for Applications Information

28 LEAD CERAMIC DUAL-IN-LINE (600 MIL CDIP) D28




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	—	0.232	—	5.89	—
b	0.014	0.023	0.356	0.584	—
b ₁	0.038	0.065	0.965	1.65	2
c	0.008	0.015	0.203	0.381	—
D	—	1.490	—	37.85	4
E	0.500	0.610	12.70	15.49	4
E ₁	0.590	0.620	14.99	15.75	7
e	0.100 BSC		2.54 BSC		5
L	0.125	0.200	3.18	5.08	—
L ₁	0.150	—	3.81	—	—
Q	0.015	0.060	0.381	1.52	3
S	—	0.100	—	2.54	6
S ₁	0.005	—	0.13	—	6
α	0°	15°	0°	15°	—

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
2. The minimum limit for dimension b₁ may be 0.023 (0.58 mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
6. Applies to all four corners.
7. This is measured to outside of lead, not center.


**28 LEAD PLASTIC DUAL-IN-LINE
(600 MIL PDIP)
N28**



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	—	0.232	—	5.893
A ₁	0.015	—	0.381	—
B	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
C	0.008	0.015	0.203	0.381
D	1.380	1.490	35.05	37.85
E	0.585	0.625	14.86	15.88
E ₁	0.500	0.610	12.70	15.49
e	0.100 BSC		2.54 BSC	
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.020	0.100	1.508	2.54


Note: (1) The minimum limit for dimensions B₁ may be 0.023" (0.58 mm) for all four corner leads only.

28 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) S28



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.097	0.104	2.464	2.642
A1	0.0050	0.0115	0.127	0.292
B	0.014	0.019	0.356	0.483
C	0.0091	0.0125	0.231	0.318
D	0.701	0.711	17.81	18.06
E	0.292	0.299	7.42	7.59
e	0.050 BSC		1.27 BSC	
H	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°

**28 LEAD PLASTIC LEADED CHIP CARRIER
(PLCC)
P28**



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.165	0.180	4.19	4.57
A ₁	0.100	0.110	2.54	2.79
A ₂	0.148	0.156	3.76	3.96
B	0.013	0.021	0.330	0.533
C	0.008	0.012	0.203	0.305
D	0.485	0.495	12.32	12.57
D ₁ (1)	0.450	0.454	11.43	11.53
D ₂	0.390	0.430	9.91	10.92
D ₃	0.300 Ref.		7.62 Ref.	
e ₁	0.050 BSC		1.27 BSC	

Note: (1) Dimension D₁ does not include mold protrusion. Allowed mold protrusion is 0.254 mm/0.010 in.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation
Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.