## TMC2081

## Digital Video Mixer

## Features

- Mixes 24//16-bit GBR/YCBCR $444 / / \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ and 8 -bit color-index sources
- $24 / / 16$-bit GBR/YCBC $\mathrm{C}_{\mathrm{R}} 444 / / \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ output
- 255-step proportional mixing via $\alpha_{7-0}$ inputs
- 256-step mixing with $\alpha_{8-0}$ for $\alpha=100 \mathrm{~h}$ unity gain
- 256 x 8-bit look-up table on $\alpha$ channel
- Lap-dissolve and fade effects
- $\alpha$ and crosspoint controls for soft and color-border wipe generation
- Mask register and three $256 \times 8$ bypassable CLUTs with overlay on A-channel
- Analog preview output with sync on Green/Y
- D/A power-down modes
- Single +5 volt power supply operation
- Pin compatible with TMC22080 Digital Mixer


## Applications

- Mixing computer graphics and live video
- Lap-dissolve between video sources
- Fade to black or to user-selectable fill color
- Window/wipe processing


## Logic Symbol



## Description

The TMC2081 is a Digital Video Mixer that performs
$\mathbf{M}=(\alpha) \mathbf{V}_{1}+(1-\alpha) \mathbf{V}_{2} \quad($ for $0 \leq \alpha \leq 1)$
cross-fading at speeds faster than 40 Mpps proportionally controlled by a 9 -bit $\alpha$-channel input. Variable rate dissolves and fades may be implementedwith unity gain at the $\alpha$ endpoints. With the $\alpha$-Look-Up Table ( $\alpha$ LUT), mixing may be controlled by a single bit of the $\alpha$-channel input. Setup is via a microprocessor interface.

Supported video formats are 24 -bit $\mathrm{GBR}, \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$, and 16 -bit $Y_{B} C_{R} 422$ component video. Dissimilar pixel formats may be mixed using on-chip interpolation and decimation filters and $G B R / Y C_{B} C_{R}$ and $Y C_{B} C_{R} / G B R$ color-space conversion matrices.

An additional format accepted by the A -channel is 8 -bit color-indexed pixel data which addresses three bypassable 256 x 8 color look-up tables (CLUTs). A 15 color overlay palette and a 24-bit fill register are also included.

Digital and Analog outputs may be programmed to view either mixer inputs, $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$ or mixer output, M .

Packaged in a 128 -lead plastic metric quad flat-pack (MQFP), the TMC2081 is fabricated with a sub-micron CMOS process. Performance is guaranteed over the commercial, $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range.

## Block Diagram



## Functional Description

The TMC2081 is a monolithic digital video processor that proportionally mixes digital video in $\mathrm{GBR}, \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$, or colorindex formats. Some of the variety of input and output data format combinations are shown in Table 1.

The A-channel data path has transformation circuits that can look up 24-bit GBR values from 8-bit color-index inputs, convert GBR-to- $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}}$ format, and decimate $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$ to $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 422$. The B-channel path includes circuits that convert $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ to GBR and interpolate $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ to $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$. Prior to mixing, incoming pixel data streams must be converted to matching formats by setting the A and $B$ channel control registers.

Data enters the TMC2081 through the PDA23-0, PDB 23-0, $\alpha_{8-0}$, and OL3-0 ports. Data and video controls (PASSEN and AV ) are simultaneously registered on the rising edge of PXCLK. Pipeline latency is 14 clock cycles to the mixed digital video output.

Although PDA $23-0$, PDB $_{23-0}$, and $\mathrm{M}_{23-0}$ data formats may be different, $V_{1}$ and $V_{2}$ data formats at the $\alpha$-Mixer input must be matched: unsigned magnitude for GBR and Y components; 2's complement for $\mathrm{C}_{\mathrm{B}}$ and $\mathrm{C}_{\mathrm{R}}$ components.

Data formats converted within the TMC2081 are determined by the control bits programmed into the internal registers.

Output format may be GBR, $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$ or $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$.
Either crosspoint switch input, A and B or the Mixer output may be selected at the $\mathrm{M}_{23-0}$ port. Table 2, Table 3 and Table 4 show examples of the $\mathrm{M}_{23-0}$ output for 9 -bit $\alpha$-mixing. In Table $3, C_{B} C_{R}$ is accepted at the $C_{B}$ input. Table 4 exemplifies format
conversion.

Mixer output and inputs may be previewed by three video D/A converters. Analog outputs may be either GBR or $Y_{B} C_{R}$.

For initialization and control, internal registers and tables may be accessed through a microprocessor interface.

Power may be conserved by disabling the D/A converters or sections of the TMC2081 via internal Control Registers. In the latter mode, the microprocessor interface remains active and Control Register settings are retained but CLUT locations are not accessible.

Table 1. Input and Output Data Format Examples

| A Input Format | B Input Format | $\begin{gathered} \mathrm{A} \\ \text { CLUT } \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \text { GBR-YC } \mathrm{C}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} \end{gathered}$ |  | B <br> Interpolate | $\begin{gathered} \mathrm{B} \\ \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}-\mathrm{GBR} \end{gathered}$ | $\begin{gathered} \mathbf{M} \\ \text { Format } \end{gathered}$ | $\begin{gathered} \hline \text { M Output } \\ \text { Format } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YCBCR 444 | $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$ | Bypass | Bypass | Bypass | Bypass | Bypass | Low | $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$ |
| YCBCR444 | $\mathrm{YCB}_{\mathrm{B}} \mathrm{R}^{422}$ | Bypass | Bypass | Bypass | Enable | Bypass | Low | YCBCR 444 |
| YCbCR444 | YCBCR422 | Bypass | Bypass | Enable | Bypass | Bypass | High | YCBCR422 |
| YCBCR422 | $\mathrm{YCBC}_{\mathrm{R}} 422$ | Bypass | Bypass | Bypass | Bypass | Bypass | High | YCBCR 422 |
| YCBCR ${ }_{\text {R }} 422$ | $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ | Bypass | Bypass | Bypass | Bypass | Bypass | Low | $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 444$ |
| GBR, CI | $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 444$ | Enable | Bypass | Bypass | Bypass | Enable | Low | GBR |
| GBR, CI | $\mathrm{YCBC}_{\text {R } 444 ~}^{\text {a }}$ | Enable | Enable | Bypass | Bypass | Bypass | Low | YCb $\mathrm{C}_{\mathrm{R}} 444$ |
| GBR, CI | $\mathrm{YCB}_{\mathrm{B}} \mathrm{C}^{422}$ | Enable | Bypass | Bypass | Enable | Enable | Low | GBR |
| GBR, CI | $Y_{C_{B} C_{R} 422}$ | Enable | Enable | Enable | Bypass | Bypass | High | $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ |
| GBR, CI | GBR | Enable | Bypass | Bypass | Bypass | Bypass | Low | GBR |

Table 2. GBR Mixing Example (9-bit $\alpha$ )

| $\stackrel{\alpha}{(h e x)}$ | PDA (hex) |  |  | PDB (hex) |  |  | M (hex) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | G | B | R | G | B | R | G | B | R |
| 000 | BB | CC | AA | EE | FF | DD | EE | FF | DD |
| 040 | BB | CC | AA | EE | FF | DD | E1 | F2 | D0 |
| 080 | BB | CC | AA | EE | FF | DD | D5 | E6 | C4 |
| 100 | BB | CC | AA | EE | FF | DD | BB | CC | AA |

Table 3. $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 422$ Mixing Example ( $\mathrm{C}_{\mathrm{B}}$ and $\mathrm{C}_{\mathrm{R}}$ in 2's Complement)

| $\alpha$ | PDA (hex) |  |  | PDB (hex) |  |  | $\mathbf{M}$ (hex) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (hex) | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ |
| 40 | 10 | F 4 | XX | 20 | 4 | XX | 1 C | 00 | 00 |
| 80 | 10 | F 4 | XX | 20 | 4 | XX | 18 | 00 | 00 |
| 40 | 10 | F 4 | XX | 20 | 4 | XX | 1 C | 00 | 00 |
| 40 | 10 | FE | XX | 20 | 2 | XX | 1 C | 01 | 00 |
| A0 | 30 | 60 | XX | 40 | 70 | XX | 36 | 66 | 00 |
| B0 | 30 | 80 | XX | 40 | 90 | XX | 35 | 86 | 00 |
| A0 | 30 | C0 | XX | 40 | D0 | XX | 36 | C6 | 00 |
| B0 | 30 | E0 | XX | 40 | F0 | XX | 35 | E5 | 00 |

Table 4. $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$-to- $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$ Mixing Example

| $\alpha$ | PDA (hex) |  |  | PDB (hex) |  |  | $\mathbf{M}$ (hex) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (hex) | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ |
| 40 | 10 | F 4 | XX | 20 | 4 | XX | 1 C | 00 | 00 |
| 40 | 10 | F 4 | XX | 20 | 4 | XX | 1 C | 00 | 00 |
| 40 | 10 | F 4 | XX | 20 | 4 | XX | 1 C | 00 | 01 |
| 40 | 10 | FE | XX | 20 | 2 | XX | 1 C | 00 | 01 |
| A0 | 30 | 60 | XX | 40 | 70 | XX | 36 | 66 | 86 |
| B0 | 30 | 80 | XX | 40 | 90 | XX | 35 | 66 | 86 |
| A0 | 30 | C0 | XX | 40 | D0 | XX | 36 | C | $\mathrm{C5}$ |
| B0 | 30 | E0 | XX | 40 | F 0 | XX | 35 | C 6 | E 5 |

## Input Formats

Data is accepted by PDA and PDB channels in one pair of the following formats:

1. $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$
2. $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$
3. GBR
4. 8 -bit color-index mapped to a palette of $256 \times 256 \times 256$ colors. (A-channel only)

Details of bits assignments are shown in Figure 1. Pixel Data Formats with the expected data ranges are shown in Table 5.

Table 5. $Y C_{B} C_{R}$ and GBR Data Types and Ranges

| Signal | Min. | Max. | Format |
| :---: | :---: | :---: | :---: |
| GBR | 0 | 255 | Unsigned Binary |
| Y | 16 | 235 | Unsigned Binary |
| $\mathrm{CBCR}_{\mathrm{B}}$ | -112 | +112 | 2's Complement |
|  |  |  | Offset Binary |



Figure 1. Pixel Data Formats

## A-Channel Operation

A-channel pixel data, PDA, is registered on the rising edge of CLK. $\mathrm{C}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ data is either passed or format converted (from offset binary to 2's complement) by MSB inversion. 16 -bit $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 422$ data is converted to 24 -bit $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}}$ data by pixel replication of $\mathrm{C}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ data. Each of the three A channel bytes is logically-ANDed with the contents of the Mask Register.

The CLUT in the A-channel pixel data path comprises three 256 -word x 8 -bit sections. When the CLUT is enabled, pixel data addresses the CLUT, which outputs the address contents for subsequent processing. The CLUT may also be bypassed, passing incoming pixel data directly to subsequent circuits.

For 24-bit GBR operation, each of the 256 -word by 8 -bit CLUTs is independently addressed by green, blue, and red bytes from PDA $23-0$. For Color-index operation, each of the $256 \times 8$ CLUTs is addressed by the same pixel data from PDA7-0.

CLUT locations may hold GBR or $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}}$ color values. $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ mixer input formats must match CLUT formats.

The PDA overlay palette is addressed by four Overlay inputs, $\mathrm{OL}_{3-0}$ and is enabled via the Control Register. Each valid Overlay address produces one of 15 24-bit colors selected from stored 8 -bit red, green, and blue values. If all four overlay inputs are LOW, CLUT data is selected. If any overlay input is $\mathrm{HIGH}, \mathrm{OL}_{3-0}$ is decoded into the corresponding color which is selected at the $\mathrm{RGB} / \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ matrix. OL3-0 may be changed on a pixel-by-pixel basis.

Table 6. A-Channel GBR-to- $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ Mapping for Fully-Saturated Colors

| Color | Input Values |  |  | Output Values |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{R}$ | $\mathbf{G}$ | $\mathbf{B}$ | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ |
| White | 255 | 255 | 255 | 235 | 0 | 0 |
| Yellow | 255 | 255 | 0 | 210 | -112 | 18 |
| Cyan | 0 | 255 | 255 | 169 | 38 | -112 |
| Green | 0 | 255 | 0 | 144 | -74 | -94 |
| Magenta | 255 | 0 | 255 | 106 | 74 | 94 |
| Red | 255 | 0 | 0 | 81 | -38 | 112 |
| Blue | 0 | 0 | 255 | 41 | 112 | -18 |
| Black | 0 | 0 | 0 | 16 | 0 | 0 |

Table 7. B-Channel $Y C_{B} C_{R}-G B R$ Mapping for Fully-Saturated Colors

| Color | Input Values |  |  | Output Values |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Y}$ | $\mathbf{C}_{\mathbf{B}}$ | $\mathbf{C}_{\mathbf{R}}$ | $\mathbf{R}$ | $\mathbf{G}$ | $\mathbf{B}$ |
| White | 235 | 0 | 0 | 255 | 255 | 255 |
| Yellow | 210 | -112 | 18 | 255 | 255 | 0 |
| Cyan | 169 | 38 | -112 | 0 | 255 | 255 |
| Green | 144 | -74 | -94 | 0 | 255 | 0 |
| Magenta | 106 | 74 | 94 | 255 | 0 | 255 |
| Red | 81 | -38 | 112 | 255 | 0 | 0 |
| Blue | 41 | 112 | -18 | 0 | 0 | 255 |
| Black | 16 | 0 | 0 | 0 | 0 | 0 |

## B-Channel Operation

$\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444, \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$, or GBR are accepted by the B-channel. $\mathrm{PDB}_{23-0}$ pixel data is registered on the rising edge of CLK. 16-bit $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 422$ data is converted to 24-bit $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 444$ data by pixel replication of $\mathrm{C}_{B} \mathrm{C}_{\mathrm{R}}$ data in the Register/Formatter.

24-bit data is passed to an interpolation filter followed by a color-space converter to ensure that the B-channel data format matches that of the A-channel prior to mixing. Table 1 illustrates the setup of color-space converters, decimation, and interpolation filters. Pipeline latencies of the A and B-channels are matched.

## Interpolation and Decimation Filters

Digital interpolation and decimation filters in the A- and B-channels suppress unwanted artifacts in the chrominance components. Maximum passband attenuation is 0.06 dB . Minimum stopband rejection is 41 dB .

When the input format is $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$, the incoming pixel following AV transitioning HIGH is assumed to be the Св pixel. (See Figure 11.)

## $\alpha$-Channel Operation

Nine bits of $\alpha$ data are registered on a pixel-by-pixel basis from $\alpha_{8-0}$. Either 9 -bit or 8 -bit $\alpha$ values can be selected by setting Control Register Bit $\alpha$ GAIN. Table 8 shows the differences between the 8 -bit and 9 -bit gain settings for a 0 FF input.

Bits $\alpha_{7-0}$ address a $256 \times 8$-bit lookup table ( $\alpha$ LUT).
The $\alpha L U T$ may be used to redefine the function of incoming $\alpha$ data for special effects or low resolution dissolves and fades.

Bit $\alpha 8$ controls a unity gain switch. If $\alpha_{8}=1$, then $\alpha$ is set to unity gain. $\alpha_{8}$ functions independently of the $\alpha$ gain bit register 0 . For 8 -bit $\alpha$ mixing, set $\alpha 8=0$.

By setting control register bit $\alpha$ LUTEN $=0$, the $\alpha L U T$ may be completely bypassed, allowing $\alpha_{8-0}$ to directly control the mixing of A, B and F. $\alpha$ LUT locations may be accessed via the D7-0 microprocessor port.

Table 8. Alpha Channel Gains

| $\alpha$ value (hex) | 8-bit Gain | 9-bit Gain |
| :---: | :---: | :---: |
| 000 | $0 / 256$ | $0 / 256$ |
| 001 | $1 / 256$ | $1 / 256$ |
| .. |  |  |
| $07 F$ | $127 / 256$ | $127 / 256$ |
| 080 | $128 / 256$ | $128 / 256$ |
| .. |  |  |
| $0 F E$ | $254 / 256$ | $254 / 256$ |
| $0 F F$ | $256 / 256$ | $255 / 256$ |
| 100 | $256 / 256$ | $256 / 256$ |
| $1 X X$ | $256 / 256$ | $256 / 256$ |

## Fill Color Registers

Three registers, 03,04 , and 05 , store a solid fill color, F. Either GBR values or $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ values may be stored but the format must match the data format of the A- and B-channels at the input to the crosspoint switch.

Fill color registers are accessed through the $\mathrm{D}_{7-0}$ microprocessor port. Fill color may be used as an alternative video source for fades.

## $\alpha$-Mixer

There are three sources of data for the mixer: A-channel pixels, B-channel pixels, and the stored fill color, F. One pair of inputs, either $\mathrm{AB}, \mathrm{BF}$ or FA are selected by the Crosspoint Switch to be passed to the $V_{1}$ and $V_{2}$ inputs of the $\alpha$-Mixer. Prior to mixing, $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ data formats must be matched (see Table 1).

Within the $\alpha$-Mixer are three dual input 9-bit mixers which mix each of the component channels of $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. By varying the value on the $\alpha$-channel from $000_{\mathrm{h}}$ to $100_{\mathrm{h}}$, the Mixer performs a 256 -step transition from one digital video source to the other.

Six dissolve transitions are supported: A-to-B, A-to-F, B-to-A, B-to-F, F-to-A, and F-to-B. Type of dissolve is selected by directing the $\mathrm{A}-, \mathrm{B}-$, or F pixels to the $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$ mixer input via the ABF Crosspoint Switch. This is done either by internal Control Registers via the microprocessor port or directly through the SMX ${ }_{2-0}$ inputs. SMX ${ }_{2-0}$ input pins are enabled via SMX Control Register bits. When enabled, SMX ${ }_{2-0}$ directly control the ABF Crosspoint Multiplexer on a pixel-by-pixel basis, for externally derived wipe patterns.

Rate of dissolve is controlled directly through the $\alpha$-channel. Transfer function of the mixer is:
$M=(\alpha) V_{1}+(1-\alpha) V_{2}$
where $V_{1}$ and $V_{2}$ are two of the three inputs $A, B$ or $F$ selected by the crosspoint switch.

For an A-to-B dissolve transition, as the value of the eight LSBs of the $\alpha$-channel change from $00_{\mathrm{h}}$ to $\mathrm{FFh}_{\mathrm{h}}$, (or $000_{\mathrm{h}}$ to 100 h in the 9 -bit mode), an increasing level of A-channel contribution and a decreasing level of B-channel contribution becomes evident at the output, M.

Bit $\alpha_{8}$ of the $\alpha$-channel can correct for the 255/256 gain factor in the A-channel that occurs when the 8 -bit $\alpha$ value is $\mathrm{FF}_{\mathrm{h}}$. When $\alpha_{8}=1$, bits $\alpha_{7-0}$ are ignored, A -channel gain is set to $256 / 256$ and B-channel gain is set to $0 / 256$.

Modified transfer functions may be selected for background/ foreground and drop-shadow effects by programming control register bits, MIXTFN.

A Foreground Key may be created such that:
$M=(\alpha) V_{1}$
A Background Key may be created such that:
$M=(\alpha) V_{1}+V_{2}$
By using foreground and background mixers in series, drop shadow effects can be implemented.
$\alpha$ may change at pixel rates up to 40 Mpps on a pixel-bypixel basis, allowing smooth transitions from one video source to another. Transition time interval may vary from many frames to only a few or a single pixel depending upon the $\alpha$-channel data rate.
$\alpha_{8}$ may be used like a key input. Either unity gain $\mathrm{V}_{1}$ or ( $1-\alpha) \mathrm{V}_{2}$ may be selected. A- and B-channel pixels may be mixed by switching $\alpha 8$ on a pixel-by-pixel basis. Pipeline latencies of the $\alpha-$, A- and B-channels are matched.

## Passing of Non-Pixel Data

In the PASSON mode, the TMC2081 is transparent to data accepted during the PASSEN $=$ LOW period (see Figure 10 and Figure 11). Either PDA or PDB data may be selected to pass on reference signals containing time codes, subcarrier phase and frequency data from upstream video processors.

## Digital Outputs

Data at the $\mathrm{M}_{23-0}$ output port, may be selected from either the mixer or, for digital preview, the A or B crosspoint switch inputs.

The 444-to-422 formatter may be bypassed for 24-bit output. To convert 24 -bit $\mathrm{YC}_{B} C_{R}$ data to the 16 -bit $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 422$ format, the formatter needs to be enabled.

Except for color index, all data formats shown in Figure 1 are available:

- $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$
- $\mathrm{YC}_{\mathrm{B}} \mathrm{CR}_{\mathrm{R}} 422$
- GBR
$\mathrm{M}_{23-0}$ bits are clocked synchronously with the rising edge of CLK. M23-0 data outputs may be disabled to a high-impedance state by setting the MOUT Control Register bit LOW.


## Analog Preview

Either crosspoint switch input (A or B) or the mixed pixel data output ( $\mathrm{M}_{23-0}$ ) can be monitored by D/A con-verters. D/A outputs may be either $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ or GBR . $A \mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}}$-to-GBR matrix prior to the $\mathrm{D} / \mathrm{A}$ converters can be selected for color-space conversion.

To view $A$ or $B$ data originating in the $C_{B} C_{R}$ format, the DACFRM Control Register bit must be set to convert 2'scomplement data to the offset binary format.

With the DACSLP bit, D/A converters can be powered down and with the DACOVL bit, the D/A overlay RAM can be powered down.

## D/A Converter Outputs

Each D/A converter comprises an array of current sources referenced to VDD and controlled by the data, BLANK, and $\overline{\text { SYNC }}$ inputs. When $\overline{\text { BLANK }}=\mathrm{HIGH}$, the SETUP Control Register bit determines if a pedestal is activated. With nominal RREF and VREF, outputs match SMPTE 170M levels when terminated with a $37.5 \Omega$ resistive load ( $75 \Omega$ at the source and destination). By doubling RREF, a $75 \Omega$ load can be accommodated.

Full scale current is set by an external resistor, RSET, connected between the RREF pin and $A_{G N D}$ and the reference voltage, $\mathrm{V}_{\text {REF }}$. $\mathrm{V}_{\text {REF }}$ may be derived from either a 1.235 volt internal source or an external voltage reference connected to VREF.

Nominal outputs (see Figure 2 and Figure 3) are expressed in Current Units (IU) where 1 IU is equivalent to the current activated by one unit of D/A input data (Gdata/Ydata, Bdata/ Crdata, or Rdata/CBdata). SETUP $=$ HIGH activates a 21 IU pedestal when $\overline{\mathrm{BLANK}}=\mathrm{H} . \overline{\mathrm{SYNC}}=$ LOW disables a 110 IU sync pulse. SETUP is programmed through Register 7 bit 2.


Figure 2. GBR/Y DAC Output Levels in Current Units


65-2081-05
Figure 3. $\mathrm{C}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ DAC Output Levels in Current Units
To translate IUs to millivolts, VREF and RSET must be set to the correct values, nominally $\mathrm{V}_{\mathrm{REF}}=1.235$ volt and $R_{\text {SET }}=681$ ohms. In each table below, $G$ and the $Y$ outputs have been normalized to 1000 mV with Data $=255$.

Since $V_{\text {REF }}$ and RREF are common to all D/A converters, $B$ and $R$ full scale outputs track G. $C_{B} C_{R}$ full scale outputs track Y. ReF may be trimmed to set the G or Y full scale voltage to 1000 mV .

In the equations for the $G B R$ and $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ outputs that follow, symbols are defined as:

$$
\begin{aligned}
& +=\text { plus } \\
& *=\text { multiply } \\
& \&=\text { logical AND } \\
& !=\text { logical complement }
\end{aligned}
$$

## GBR Output

Expressed in IUs, the GBR transformation from data to current is as follows:
$\mathrm{G}=(\mathrm{Gdata}+\mathrm{SETUP} * 21) \& \overline{\text { BLANK }}+\overline{\mathrm{SYNC}} * 110$
$\mathrm{B}=($ Bdata + SETUP $* 21) \& \overline{\text { BLANK }}$
$\mathrm{R}=($ Rdata + SETUP $* 21) \& \overline{\text { BLANK }}$
Sample outputs are listed in Table 9 and Table 10.
Table 9. GBR DAC Transfer Characteristic without Pedestal (SETUP = L)

| D/A <br> Input <br> Data |  |  | GYNC |  |  | BLANK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SY | IU | $\mathbf{m V}$ | IU | $\mathbf{m V}$ |  |
| 255 | 1 | 1 | 365 | 1000 | 255 | 699 |
| 128 | 1 | 1 | 238 | 652 | 128 | 351 |
| 0 | 1 | 1 | 110 | 301 | 0 | 0 |
| $X$ | 1 | 0 | 110 | 301 | 0 | 0 |
| $X$ | 0 | 0 | 0 | 0 | 0 | 0 |
| 128 | 0 | 1 | 128 | 351 | 128 | 351 |

Table 10. GBR DAC Transfer Characteristic with Pedestal (SETUP = H)

| D/A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | E

## $Y C_{B} C_{R}$ Output

Data inputs are unsigned Ydata and offset-binary format $C_{B d a t a}$ and $C_{R}$ data. $\overline{B L A N K}=L$ sets $C_{B}$ and $C_{R}$ outputs to 128 , the value for zero chrominance data. $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ transfer equations are:
$\mathrm{Y}=(\mathrm{Ydata}+\mathrm{SETUP} * 21) \& \overline{\mathrm{BLANK}}+\overline{\mathrm{SYNC}} * 110$
$\mathrm{C}_{\mathrm{B}}=($ Cdata + SETUP $* 21) \& \overline{\text { BLANK }}+128 \&!\overline{\text { BLANK }}$
$\mathrm{C}_{\mathrm{R}}=($ Cdata + SETUP $* 21) \& \overline{\text { BLANK }}+128 \&!\overline{\text { BLANK }}$
Sample outputs are listed in Table 11 and Table 12.
Table 11. YCrCb DAC Transfer Characteristic without Pedestal (SETUP = L)

| D/A |  |  | Y |  | $\mathbf{C}_{\mathbf{B}}$ or $\mathbf{C}_{\mathbf{R}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input <br> Data | SYNC | BLANK | IU | $\mathbf{m V}$ | IU | $\mathbf{m V}$ |
| 255 | 1 | 1 | 365 | 1000 | 255 | 699 |
| 128 | 1 | 1 | 238 | 652 | 128. | 351 |
| 64 | 1 | 1 | 174 | 477 | 64 | 175 |
| 0 | 1 | 1 | 110 | 301 | 0 | 0 |
| X | 1 | 0 | 110 | 301 | 128 | 351 |
| X | 0 | 0 | 0 | 0 | 128 | 351 |
| 64 | 0 | 1 | 64 | 175 | 64 | 175 |

Table 12. YCrCb DAC Transfer Characteristic with Pedestal (SETUP = H)

| D/A |  |  | $\mathbf{Y}$ |  | $\mathbf{C}_{\mathbf{B}}$ or $\mathbf{C}_{\mathbf{R}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $\overline{\text { SYNC }}$ | $\overline{\text { BLANK }}$ | IU | $\mathbf{m V}$ | IU | $\mathbf{m V}$ |
| 255 | 1 | 1 | 386 | 1000 | 276 | 715 |
| 128 | 1 | 1 | 259 | 670 | 149 | 386 |
| 64 | 1 | 1 | 195 | 505 | 85 | 220 |
| 0 | 1 | 1 | 131 | 339 | 21 | 54 |
| $X$ | 1 | 0 | 110 | 285 | 149 | 386 |
| $X$ | 0 | 0 | 0 | 0 | 149 | 386 |
| 64 | 0 | 1 | 85 | 220 | 85 | 220 |

## Dissolve and Crossfade Operation

Video transitions such as dissolve and fades may be executed by direct $\alpha$-channel control. Rate and start time for the transition depends entirely upon the value of the $\alpha 8-0$ inputs. Transitions may be executed as quickly or slowly as values are presented to the $\alpha$-channel. Transitions may remain partially executed by keeping $\alpha$-values constant.

It is possible to mix modes, bringing data in either 444 or 422 format and outputting data in 422 or 444 format.

In the $444 / 444$ mode (see Figure 7), $\alpha$ is applied to each $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ or GBR pixel pair at the input of the mixer. The $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$ output is mixed at the full $\alpha$ rate.

In the $422 / 422$ mode (see Figure 8 ), $\alpha$ mixes the Y component of incoming PDA and PDB pixels. Only odd indexed $\alpha$ values mix $C_{B} C_{R}$ components. $\alpha$-values applied to $\mathrm{C}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$ change synchronously with $\mathrm{C}_{\mathrm{B}}$ data. Consequently, full bandwidth $\alpha$ data is applied to the luminance channel but the chrominance channel $\alpha$ values are decimated by dropping the even values that are synchronous with $\mathrm{C}_{\mathrm{R}}$ data.

In the $422 / 444$ mode (see Figure 9), $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ data is accepted at the PDA and PDB port but the output at the $\mathrm{M}_{23-0}$ port is $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 444$. $\alpha$ may change from pixel-to-pixel with mixing at the $\mathrm{M}_{23-0}$ outputs tracking both Y and $\mathrm{C}_{\mathrm{B}} \mathrm{C}_{R}$. Although odd values of $C_{B}$ and $C_{R}$ are repeated at half the pixel rate, $\alpha$ transitions are applied to $C_{B}$ and $C_{R}$ at the pixel rate.

## Microprocessor Interface

Internal Control Registers, CLUT, $\alpha$ LUT, and the overlay palette are accessed through a bi-directional microprocessor port, $\mathrm{D}_{7-0}$. Table 13 shows how address bits, $\mathrm{A}_{2-0}$, select the registers to be accessed.

Table 13. Microprocessor Port Address Map

| A2-0 | Action |
| :---: | :--- |
| 000 | RAM Address Register for CLUT, $\alpha$ LUT, and <br> overlay palette for write operations |
| 001 | Directs RAM R/W operations selected by the <br> two MSBs of Control Address Register |
| 010 | Reserved |
| 011 | RAM Address Register for CLUT, $\alpha$ LUT, and <br> overlay palette for read operations |
| 100 | Reserved |
| 101 | Directs Control Register R/W operations <br> selected by the four LSBs of the Control <br> Address Register |
| 110 | Mask Register (Default: Load with FF) |
| 111 | Control Address Register |

As shown in Table 14, to access a control register, Control Address Register bits $\mathrm{D}_{3-0}$ must be set to specify one of the nine control registers shown in Table 17. For access to LUTs and Overlay palettes, Control Address Register bits D7-6 must be set to select the address of one of the four RAMs shown in Table 14.

Table 14. Control Address Register Bit
Definitions

| RAM Select |  | Reserved |  | Control Register Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\mathbf{7}}$ | $\mathbf{D}_{\mathbf{6}}$ | $\mathbf{D}_{\mathbf{5}}$ | $\mathbf{D}_{\mathbf{4}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| 00 |  | A-channel CLUT |  |  |  |  |  |
| 01 |  | A-channel Overlay palette |  |  |  |  |  |
| Reserved |  |  |  |  |  |  |  |
| 11 |  | $\alpha \mathrm{LUT}$ |  |  |  |  |  |

Figure 4 and Figure 5 show the microprocessor port read and write timing cycles. Table 15 shows the Control Register read and write sequences.

When loading or reading look-up tables or the overlay palette, with the exception of $\alpha$-LUT write, the address pointer is auto-incremented after each read or write operation. For $\alpha$-LUT write, the address pointer is pre-incremented, so that the address must be set one address before the required address. For $\alpha$-LUT read, the address pointer is postincremented.

When accessing the A-channel CLUT, or A-channel Overlay palette, each address location must be written/read three consecutive times for red $\left(R / C_{R}\right)$, green $(G / Y)$, and blue ( $\mathrm{B} / \mathrm{CB}_{\mathrm{B}}$ ) data. After accessing the blue data, the address pointer autoincrements.

In Table 16, note that:

1. To read the $\alpha$-LUT, Control Register 06h, bit 5 must be set to enable the $\alpha$-LUT.
2. To read the CLUT and Overlay Table, Control Register 00h, bit 4 (CLUT) must be set to enable both the CLUT and Overlay Table.
3. Data may be written to the CLUT or $\alpha$ LUT with Control Register bits set to enable or bypass.
4. When writing to the $\alpha$-LUT, the address pre-increments. The address pointer is set to FFh , one address before address 00 h .
5. Load mask register to pass PDA data.

## Power and Ground

The TMC2081 operates from a single +5 Volt power supply. Multiple power and ground pins are assigned and must be connected.

Table 15. Control Register Read/Write Sequences

| Step | R/W | $\mathrm{A}_{2-0}$ | D7-0 | Function |
| :---: | :---: | :---: | :---: | :---: |
| Write to all Control Registers |  |  |  |  |
| 1 | 0 | 111 | x0 | Writes 0 to Address Control Register (selects the A-channel Control Register) |
| 2 | 0 | 101 | aa | Writes aa into A-channel Control Register |
|  |  |  |  | Repeat steps 1 and 2 incrementing data to Address Control Register |
| 15 | 0 | 111 | 07 | Writes 07 to Address Control Register (selects the D/A Control Register) |
| 16 | 0 | 101 | bb | Writes bb into D/A Control Register |
| Read/Modify/Write Mixer Control Register |  |  |  |  |
| 1 | 0 | 111 | x2 | Writes 02 to Address Control Register (selects the Mixer Control Register) |
| 2 | 1 | 101 | aa | Mixer Control Register contents, aa, available on D7-0. |
|  |  |  |  | System modifies aa to get bb. |
| 3 | 0 | 101 | bb | Writes bb into Mixer Control Register |

Table 16. CLUT Read/Write Sequences

| Step | R/W | A2-0 | D7-0 | Function |
| :---: | :---: | :---: | :---: | :---: |
| Write Entire A-Channel CLUT from Address 00 |  |  |  |  |
| $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ . \\ 768 \\ 769 \\ 770 \end{gathered}$ | $\begin{gathered} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \ldots \\ 0 \\ 0 \\ 0 \end{gathered}$ | $\begin{gathered} \hline 111 \\ 000 \\ 001 \\ 001 \\ 001 \\ \ldots \\ 001 \\ 001 \\ 001 \end{gathered}$ | $\begin{gathered} \hline 0 x \\ 00 \\ \text { r0 } \\ \text { g0 } \\ \text { b0 } \\ \ldots \\ \text { r255 } \\ \text { g255 } \\ \text { b255 } \end{gathered}$ | Selects A-CLUT for write. <br> Presets RAM Address Register to 00. <br> r0 written into red ( $\mathrm{R} / \mathrm{C}_{\mathrm{R}}$ ) CLUT address 00. g0 written into green (G/Y) CLUT address 00. b0 written into blue ( $\mathrm{B} / \mathrm{C}_{\mathrm{B}}$ ) CLUT address 00 . repeat steps $3,4,5$ until A-CLUT is full. <br> r255 written into red ( $\mathrm{R} / \mathrm{C}_{\mathrm{R}}$ ) CLUT address FF . <br> g255 written into green (G/Y) CLUT address FF. <br> b255 written into blue (B/CB) CLUT address FF. |
| Write GBR Data to A-Overlay Location Address |  |  |  |  |
| $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 111 \\ & 000 \\ & 001 \\ & 001 \\ & 001 \end{aligned}$ | $4 x$ <br> $a_{n}$ <br> $r_{n}$ <br> $g_{n}$ <br> $b_{n}$ | Select A-channel Overlay. <br> Write $a_{n}$ into RAM Address Register. <br> $r_{n}$ written into red (R/CR) CLUT address. <br> $g_{n}$ written into green ( $G / Y$ ) CLUT address. <br> $b_{n}$ written into blue ( $\mathrm{B} / \mathrm{C}_{\mathrm{B}}$ ) CLUT address. |
| Write all $\alpha$ LUT Locations starting from 00 |  |  |  |  |
| $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ \cdot \\ 258 \end{gathered}$ | $\begin{gathered} \hline 0 \\ 0 \\ 0 \\ \ldots \\ 0 \end{gathered}$ | $\begin{gathered} \hline 111 \\ 000 \\ 001 \\ \ldots \\ 001 \end{gathered}$ | Cx FF <br> $\alpha \alpha$ .. $\zeta \zeta$ | Select $\alpha$ LUT. <br> Write FF into RAM Address Register (sets address to FF for pre-increment). <br> Write $\alpha \alpha$ to $\alpha$ LUT location 00. <br> Repeat step 3, 254 times for locations 01h-FEh. <br> Write $\zeta \zeta$, to $\alpha L U T$ location FF. |
| Read All $\alpha$ LUT Locations Starting from 00 |  |  |  |  |
| $\begin{gathered} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 5 \\ \cdot \\ 260 \end{gathered}$ | $\begin{gathered} 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ \ldots \\ 1 \end{gathered}$ | 111 <br> 101 <br> 101 <br> 011 <br> 001 <br> 001 | C6 aa bb 00 CC . . $\zeta \zeta$ | Select $\alpha$ LUT and Register 06 in Address Control Register. Read Control Register 06. $\mathrm{bb}=(\mathrm{aa}$ OR 20h) to set bit 5 . <br> Restores aa with $\alpha$ LUT enabled. <br> Write 00 into RAM Address Register (sets address to 00). <br> Read contents of $\alpha$ LUT, cc, from location 00. <br> Repeat step 5, 254 times for locations 01h-FEh. <br> Read contents of $\alpha$ LUT, $\zeta \zeta$, from last location FF. |

## Pin Assignments

128 Pin Plastic Quad Flat Pack（PQFP）Package


| Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{D}_{5}$ | 33 | PDA11 | 65 | R／CR | 97 | M22 |
| 2 | D4 | 34 | PDA10 | 66 | B／CB | 98 | M21 |
| 3 | D3 | 35 | PDA9 | 67 | AGND | 99 | M20 |
| 4 | $\mathrm{D}_{2}$ | 36 | PDA8 | 68 | G／Y | 100 | M19 |
| 5 | $\mathrm{D}_{1}$ | 37 | PDA7 | 69 | COMP | 101 | M18 |
| 6 | $\mathrm{D}_{0}$ | 38 | $\mathrm{PDA}_{6}$ | 70 | VDDA | 102 | M17 |
| 7 | $\overline{\mathrm{CS}}$ | 39 | PDA5 | 71 | VDDA | 103 | M16 |
| 8 | R／ $\bar{W}$ | 40 | PDA4 | 72 | PDB23 | 104 | DGND |
| 9 | $\mathrm{A}_{0}$ | 41 | $\mathrm{PDA}_{3}$ | 73 | PDB22 | 105 | VDD |
| 10 | $\mathrm{A}_{1}$ | 42 | PDA2 | 74 | PDB21 | 106 | M15 |
| 11 | $\mathrm{A}_{2}$ | 43 | $\mathrm{PDA}_{1}$ | 75 | PDB20 | 107 | M14 |
| 12 | SIGO | 44 | PDA0 | 76 | PDB19 | 108 | M13 |
| 13 | PASSEN | 45 | 人8 | 77 | PDB18 | 109 | M12 |
| 14 | AV | 46 | ＜ 7 | 78 | PDB17 | 110 | M11 |
| 15 | OL3 | 47 | VDD | 79 | PDB16 | 111 | M10 |
| 16 | VDD | 48 | DGND | 80 | PDB15 | 112 | M9 |
| 17 | DGND | 49 | $\alpha 6$ | 81 | PDB14 | 113 | $\mathrm{M}_{8}$ |
| 18 | OL 2 | 50 | 人5 | 82 | PDB13 | 114 | M7 |
| 19 | $\mathrm{OL}_{1}$ | 51 | $\alpha$ | 83 | PDB12 | 115 | M6 |
| 20 | OLO | 52 | 人3 | 84 | PDB11 | 116 | M5 |
| 21 | PDA23 | 53 | $\alpha 2$ | 85 | PDB10 | 117 | M4 |
| 22 | $\mathrm{PDA}_{22}$ | 54 | $\alpha 1$ | 86 | PDB9 | 118 | M3 |
| 23 | PDA21 | 55 | $\alpha 0$ | 87 | PDB8 | 119 | M 2 |
| 24 | PDA20 | 56 | SMX2 | 88 | PDB7 | 120 | $\mathrm{M}_{1}$ |
| 25 | PDA19 | 57 | SMX1 | 89 | PDB6 | 121 | M0 |
| 26 | PDA18 | 58 | SMX0 | 90 | PDB5 | 122 | AVOUT |
| 27 | $\mathrm{PDA}_{17}$ | 59 | CLK | 91 | PDB4 | 123 | PASS14 |
| 28 | $\mathrm{PDA}_{16}$ | 60 | BLANK | 92 | PDB3 | 124 | SIG14 |
| 29 | PDA15 | 61 | SYNC | 93 | PDB2 | 125 | DGND |
| 30 | PDA14 | 62 | VREF | 94 | PDB1 | 126 | VDD |
| 31 | PDA13 | 63 | RREF | 95 | PDB0 | 127 | D7 |
| 32 | PDA12 | 64 | AGND | 96 | M23 | 128 | D6 |

## Pin Descriptions

| Name | Pin Number | Value | Pin Function Descriptio |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock |  |  |  |  |  |
| CLK | 59 | TTL | Clock Input. TTL-compatible clock. All pixel data is registered on the rising edge of CLK. CLK synchronizes the flow of pixel data through the TMC2081 and the operation of the $\alpha$-input. |  |  |
| Pixel I/O |  |  |  |  |  |
| PDA23-0 | 21-44 | TTL | A-Channel Pixel Inputs. A-channel pixel inputs are registered on the rising edge of CLK and specify which of the CLUT locations are addressed after masking. The CLUT in the A-Channel may be bypassed. PDA ${ }_{7-0}$ are applied to all three CLUT sections when colorindex pixel data is used. |  |  |
| PDB23-0 | 72-95 | TTL | B-Channel Pixel Inputs. B-channel pixel inputs are registered on the rising edge of CLK and are applied to the mixer after color-space conversion, and interpolation, if selected. |  |  |
| $\alpha 8-0$ | 45,46,49-55 | TTL | $\alpha$-Channel Inputs. The $\alpha$-channel inputs are registered on the rising edge of CLK and control proportional mixing at pixel rates up to 40 Mpps. $\alpha 8$ acts as a key input, switching A- and B-channel pixel data on a pixel-by-pixel basis. $\alpha_{0}$ is the LSB. |  |  |
| SMX ${ }_{2-0}$ | 56-58 | TTL | ABF Crosspoint Mux Control. When enabled by setting the SMX Control Register bits to 111, these inputs control the ABF Crosspoint Switch which directs the A- or B-channel pixels or the fill color register values to the $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$ inputs to the mixer. $S M X_{2-0}$ input pins are ignored when the SMX Control Register bits are not 111. SMX $2-0$ are registered on the rising edge of CLK. ABF Crosspoint Switch control is according to the following: |  |  |
|  |  |  | SMX $_{2-0}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{2}$ |
|  |  |  | 000 | A | B |
|  |  |  | 001 | A | F |
|  |  |  | 010 | B | A |
|  |  |  | 011 | B | F |
|  |  |  | 100 | F | A |
|  |  |  | 101 | F | B |
|  |  |  | 110 | - | - |
|  |  |  | 111 | - | - |
| OL3-0 | 15,18-20 | TTL | Overlay Inputs. Overlay inputs select one of 15 overlay colors from the PDA overlay palette. OL3-0 are registered on the rising edge of CLK. When PDA or overlay is enabled and OL3-0 $>0$, the contents of the addressed palette are selected in place of the pixel data. Overlay is inactive when $\mathrm{OL}_{3-0}=\mathrm{O}_{\mathrm{h}}$ or when disabled via the Control Registers. $\mathrm{OL}_{0}$ is the LSB. |  |  |
| M $23-0$ | $\begin{aligned} & 96-103, \\ & 106-121 \end{aligned}$ | TTL | Mixed Pixel Outputs. Mixer output or digital preview of the $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ Crosspoint Switch outputs are synchronized to the rising edge of CLK. $\mathrm{M}_{23-0}$ date is passed on for further processing (mixing, encoding, etc.). Pipeline latency is 14 clock cycles. |  |  |

Pin Descriptions (continued)

| Name | Pin Number | Value | Pin Function Description |
| :---: | :---: | :---: | :---: |
| Video Controls |  |  |  |
| PASSEN | 13 | TTL | Pass Enable Input. Data selected by A/BPASS is enabled by PASSEN. |
| SIG0 | 12 | TTL | Signal 0 Input. Input to a 14 CLK delay. Output is at SIG14. |
| $\overline{\text { PASS14 }}$ | 123 | TTL | Pass Enable Output (14 Clock Delay). PASSEN delayed by 14 CLK cycles to match the pipeline latency of pixels |
| SIG14 | 124 | TTL | Signal 0 Output (14 Clock Delay). SIGO delayed to match the 14 CLK cycles pipeline latency of pixels |
| AV | 14 | TTL | Active Video Input. When HIGH, AV enables data from the PDA and PDB ports. When LOW, at the $\mathrm{M}_{23-0}$ output, GBR data is set to zero and $Y C_{B} C_{R}$ data is set to $10 \mathrm{~h} 80_{h} 80_{h}$ in the offset binary format and $10 \mathrm{~h} 00 \mathrm{~h} 00_{\mathrm{h}}$ in 2's complement format. In the 422 mode, $A V$ transitioning HIGH defines the next pixel to be the first $\mathrm{C}_{\mathrm{B}}$ pixel. |
| AVOUT | 122 | TTL | Delayed AV Output. AV delayed by either 12 or 14 clock cycles. A 14 clock cycle delay matches the pipeline delay of the A and B channels. A 12 clock cycle delay is useful for interfacing with Fairchild Encoders. |
| SYNC | 61 | TTL | Sync Enable for G/Y D/A. D/A Converter sync enable. $\overline{\text { SYNC }}=$ LOW, disables a current source at the G/Y output, forcing the sync tip to zero volts. $\overline{\text { SYNC }}=$ HIGH, activates the sync current at the G/Y output. SYNC is delayed either 2 or 15 clock cycles according to the status of the DACDLY bit. To disable sync on G/Y, ground SYNC. |
| $\overline{\text { BLANK }}$ | 60 | TTL | Blanking Control for D/As. D/A Converter blanking input. $\overline{\text { BLANK }}=$ LOW disables the data and pedestal output currents. If $\overline{\text { BLANK }}=$ HIGH, data and pedestal currents are added to the SYNC current. BLANK is delayed either 2 or 15 clock cycles according to the status of the DACDLY bit. For blank levels, see Tables 9, 10, 11, and 12. |
| Microprocessor I/O |  |  |  |
| R/W | 8 | TTL | Read/Write Control. Read-Write control input. R/W controls the direction of the D7-0 port. If R/W $=$ HIGH and $\overline{C S}$ is LOW, registers or CLUTs may be read. If $R / \bar{W}=L O W$ and $\overline{C S}=L O W$, data may be written to control registers or CLUTs via the D7-0 port. R/W is latched on the falling edge of $\overline{\mathrm{CS}}$. |
| $\overline{\mathrm{CS}}$ | 7 | TTL | Chip Select. Chip Select Input. If $\overline{\mathrm{CS}}=\mathrm{HIGH}$, port, $\mathrm{D}_{7-0}$, is set to highimpedance. If $\overline{C S}=L O W$, port $D_{7-0}$ is enabled. Read data $(R / \bar{W}=$ HIGH) is enabled on the falling edge of $\overline{\mathrm{CS}}$. Write data is latched into the TMC2081 on the rising edge of the $\overline{\mathrm{CS}}$. CLUT, $\alpha$ LUT, or overlay read/write operations require $\overline{\mathrm{CS}}$ to be HIGH for at least 4 CLK cycles after $\overline{\mathrm{CS}}=\mathrm{LOW}$. |
| A2-0 | 11-9 | TTL | Register Select Controls. Address bits input. A2-0 select registers or tables to be accessed (see Table 13) via D7-0. A2-0 are latched on the falling edge of $\overline{C S}$. |
| D7-0 | $\begin{gathered} 127,128, \\ 1-6 \end{gathered}$ | TTL | Data I/O Port. Bi-directional data port. $\mathrm{D}_{0}$ is the LSB. Control Registers, CLUT, $\alpha$ LUT and Overlay locations are accessed via $D_{7-0}$. |
| Video Output |  |  |  |
| G/Y | 68 | 1 V P-P | Green/Luminance Video. The green/luminance analog video output. Sync pulses are included on this output. |
| B/CB | 66 | 0.7 V P-P | Blue/Св Video. Blue/ $\mathrm{C}_{\text {в }}$ analog video output. |
| R/CR | 65 | 0.7 V P-P | Red/ $\mathrm{C}_{\mathrm{R}}$ Video. Red/ $\mathrm{C}_{\mathrm{R}}$ analog video output. |

Pin Descriptions (continued)

| Name | Pin Number | Value | Pin Function Description |
| :---: | :---: | :---: | :---: |
| Reference |  |  |  |
| $V_{\text {REF }}$ | 62 | +1.23V | Voltage Reference Input/Output. An internal voltage source of +1.2 Volts (nominal) is applied to the $V_{\text {REF }}$ terminal. This is the reference for all three D/A converters of the TMC2081. Decoupling VREF to AGND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor is recommended. This pin may also be used as an input for an external voltage reference source. |
| Rref | 63 | 681 ת | Current-Setting Resistor. Full-scale output current of the TMC2081 is determined by the value of the resistor connected between Rref and AGND. Varying this resistor will vary the "white" output level for all three D/A converters. The TMC2081 is not designed for operation with an external current reference. |
| COMP | 69 | $0.1 \mu \mathrm{~F}$ | Compensation Capacitor. A $0.1 \mu \mathrm{~F}$ ceramic capacitor is connected between the COMP and VDDA at pin 70 or 71 . |
| Power, Ground |  |  |  |
| VDDA | 70,71 | +5 V | Analog Power Supply. The TMC2081 operates from a single +5 V supply. All power pins must be connected. VDDA and VDD must be derived from a common power supply. |
| $V_{D D}$ | 16,47,105,126 | +5 V | Digital Power Supply. The TMC2081 operates from a single +5 V supply. All power pins must be connected. VDDA and VDD must be derived from a common power supply. |
| Agnd | 64,67 | 0.0 V | Analog Ground. All ground pins must be connected. |
| DGND | 17,48,104,125 | 0.0 V | Digital Ground. All ground pins must be connected. |

## Control Register Map

| Reg | Bit | Name | Function |
| :---: | :---: | :---: | :---: |
| A-Channel Control Register |  |  |  |
| 00 | 7 | AOVLEN | A-channel Overlay enable/disable |
| 00 | 6 | ADEC | Decimator bypass/enable |
| 00 | 5 | AMAT | A-channel GBR-to-YCBCR bypass/enable |
| 00 | 4 | CLUT | Bypass/enable CLUT (power down) |
| 00 | 3 | AMSB | Inverts $\mathrm{CB}_{\text {/ }} \mathrm{CRR}^{\text {MSB }}$ |
| 00 | 2 | $\alpha$ GAIN | Alpha Channel 9-/8-bit gain |
| 00 | 1-0 | AFORMAT | A Pixel data path setup (4 formats) |
| B-Channel/Mixer Control Register |  |  |  |
| 01 | 7 |  | Reserved |
| 01 | 6-5 | MSOURCE | M23-0 pixel source |
| 01 | 4 | BMAT | Bypass/enable the Bchannel $\mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}}$-to-GBR |
| 01 | 3 | BINT | Bypass/enable Interpolator |
| 01 | 2 | BMSB | Inverts $\mathrm{CB}_{\text {/ }} \mathrm{CR}_{\text {R MSB }}$ |
| 01 | 1-0 | BFORMAT | B Pixel data path setup (4 formats) |
| Mixer Control Register |  |  |  |
| 02 | 7 | MIXFMT | Mixer format select |
| 02 | 6-5 | DSOURCE | Selects data source for the internal D/A converters |
| 02 | 4-2 | SMX | Chooses video source to be directed to the mixer imputs, $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ |
| 02 | 1-0 | MIXTFN | Used to alter the mixer transfer function |
| Fill Color Registers |  |  |  |
| 03 | 7-0 | REDVAL | Value for Red/CR |
| 04 | 7-0 | GRNVAL | Value for Green/Y |
| 05 | 7-0 | BLEVAL | Value for Blue/ $\mathrm{C}_{\mathrm{B}}$ |


| Reg | Bit | Name | Function |
| :---: | :---: | :---: | :---: |
| Output Control Register |  |  |  |
| 06 | 7 | AVPIPE | Sets pipeline latency of AV |
| 06 | 6 |  | Reserved |
| 06 | 5 | $\alpha$ LUTEN | aLUTEN power down enable |
| 06 | 4 | PASSON | Sets pixel activity subject to mixer transfer function |
| 06 | 3 | A/BPASS | Selects A or B data in PASSON mode |
| 06 | 2 | MOUT | Bits $\mathrm{M}_{23-0}$ enable |
| 06 | 1 | MMSB | Inverts $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\mathrm{R}}$ MSBs |
| 06 | 0 | MFORMAT | Sets output data format |
| D/A Control Register |  |  |  |
| 07 | 7-6 |  | Reserved |
| 07 | 5 | DACDLY | Selects SYNC and BLANK pipe delay |
| 07 | 4 | DACFMT | $\mathrm{C}_{B} / \mathrm{C}_{\mathrm{R}}$ translate from 2's complement to offset binary |
| 07 | 3 | AWAKE | D/A converters enable/ disable |
| 07 | 2 | SETUP | Sets IRE blanking levels |
| 07 | 1 |  | Reserved |
| 07 | 0 | DMAT | D/A converter input data $Y_{B} C_{R} / G B R$ conversion |
| Identification (read-only) |  |  |  |
| 08 | 7-0 | REVID | Chip revision ID |
| 09 | 7-0 | CHIPID | Chip type ID = 2F |

## Control Register Definitions

A-Channel Control Register (00)

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AOVLBN | ADEC | AMAT | CLUT | AMSB | $\alpha G A I N$ | AFORMAT |  |

\(\left.\left.$$
\begin{array}{|l|l|l|l|}\hline \text { Reg } & \text { Bit } & \text { Name } & \text { Description } \\
\hline 00 & 7 & \text { AOVLEN } & \begin{array}{l}\text { When HIGH, the Overlay palette in the PDA pixel path is enabled and controlled } \\
\text { by the OL3-0 inputs. When LOW, the PDA Overlay palette is disabled. }\end{array} \\
\hline 00 & 6 & \text { ADEC } & \begin{array}{l}\text { When HIGH, this bit causes A-channel pixel data to be decimated from } \\
\text { YCBCR }\end{array} \\
\text { data is passed through. }\end{array}
$$\right] \begin{array}{l}When HIGH, the A-channel pixel data is converted from GBR to YCBCR format. <br>

When LOW, no conversion takes place and the data is passed through.\end{array}\right]\)| When HIGH, the A-channel CLUT is enabled and addressed by pixel data. When |
| :--- |
| LOW the CLUT is bypassed. |

## Control Register Definitions (continued)

## B-Channel Control Register (01)

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | MSOURCE |  | BMAT | BINT | BMSB | BFORMAT |  |


| Reg | Bit | Name | Description |
| :---: | :---: | :---: | :---: |
| 01 | 7 |  | Reserved. |
| 01 | 6-5 | MSOURCE | Source of pixels to be connected to port $\mathrm{M}_{23}$-0. 00 Mixer Pixels <br> 01 A pixels <br> 10 B pixels <br> 11 Reserved |
| 01 | 4 | BMAT | When HIGH, the B-channel pixel data is converted from $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}}$ to GBR format. When LOW, no conversion takes place and the data is passed through. |
| 01 | 3 | BINT | When HIGH, B-channel pixel data is interpolated from the $\mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 422$ to the $Y_{B} C_{R} 444$ format. When LOW, no interpolation takes place and the data is passed through. |
| 01 | 2 | BMSB | When LOW, the MSBs of the B-channel $\mathrm{C}_{B}$ and $\mathrm{C}_{R}$ bytes ( $\mathrm{PDB}_{15}$ and $\mathrm{PDB}_{7}$ ) are passed through. When HIGH, the MSBs of the $\mathrm{C}_{B}$ and $\mathrm{C}_{\mathrm{R}}$ bytes are inverted. |
| 01 | 1-0 | BFORMAT | B-channel pixel data format select bits. <br> $00 \mathrm{YC}_{B} \mathrm{C}_{\mathrm{R}} 444$ <br> $01 \mathrm{YC}_{\mathrm{B}} \mathrm{C}_{\mathrm{R}} 422$ <br> 10 Reserved <br> 1 1 24-bit GBR |

## Control Register Definitions (continued)

Mixer Control Register (02)

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIXRMT | DSOURCE |  |  | SMX |  |  |  |


| Reg | Bit | Name | Description |
| :--- | :--- | :--- | :--- |
| 02 | 7 | MIXFMT | When LOW, the mixer is set for $Y C_{B} C_{R}$ format. When HIGH, the mixer expects <br> GBR format. |
| 02 | $6-5$ | DSOURCE | The data source for the internal $\mathrm{D} / \mathrm{A}$ converters is selected by two control bits. <br> 0 |
|  |  |  | 0 |
| 0 | A-pixels |  |  |
| 0 | 1 | B-pixels |  |
| 1 | 0 | Mixed pixels |  |
| 1 | 1 | Reserved |  |

Fill Color Registers (03-05)

| Reg | Bit | Name | Description |
| :--- | :--- | :--- | :--- |
| 03 | $7-0$ | REDVAL | Value for Red $/ C_{R}$ |
| 04 | $7-0$ | GRNVAL | Value for Green $/ Y$ |
| 05 | $7-0$ | BLUVAL | Value for Blue $/ C_{B}$ |

## Control Register Definitions (continued)

## Output Control Register (06)

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVPIPE | Reserved | $\alpha$ LUIEN | PASSON | ABPASS | MOUT | MMSB | MFORMAT |


| Reg | Bit | Name | Description |
| :--- | :--- | :--- | :--- |
| 06 | 7 | AVPIPE | When LOW the pipeline latency from AV, to AVOUT is 14 CLK cycles. When <br> HIGH, the pipeline latency is 12 CLK cycles. |
| 06 | 6 |  | Reserved. |

D/A Control Register (07)

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  | DACDLY | DACAMT | AWAKE | SEIUP | DOVEN | DMAT |


| Reg | Bit | Name | Description |
| :---: | :---: | :---: | :---: |
| 07 | 7-6 |  | Reserved. |
| 07 | 5 | DACDLY | Selects SYNC and BLANK pipe delay. LOW = 15 clocks, HIGH = 2 clocks. |
| 07 | 4 | DACFMT | Translates $\mathrm{C}_{\mathrm{B}} / \mathrm{C}_{\mathrm{R}}$ format from 2's complement to $\mathrm{C}_{\mathrm{B}} / \mathrm{C}_{\mathrm{R}}$ offset binary. LOW passes $\mathrm{C}_{B} / \mathrm{C}_{R}$ unchanged. HIGH inverts $\mathrm{C}_{B} / \mathrm{C}_{R}$ MSB. |
| 07 | 3 | AWAKE | D/A converters are enabled when HIGH. The D/A converters are powered-down when AWAKE is LOW. |
| 07 | 2 | SETUP | When LOW, 0 IRE blanking levels are present on the D/A converter outputs. When HIGH, blanking levels are 7.5 IRE units. |
| 07 | 1 |  | Reserved. |
| 07 | 0 | DMAT | When HIGH, D/A converter input data is converted from $\mathrm{YC}_{B} C_{R}$ to GBR format. When LOW, no conversion takes place and the data is passed through. |

## Control Register Definitions (continued)

Identification Registers (08-09)

| Reg | Bit | Name | Description |
| :--- | :--- | :--- | :--- |
| 08 | $7-0$ | REVID | Chip revision identification. |
| 09 | $7-0$ | PARTID | Chip type identification $=2$ F. |

## Absolute Maximum Ratings

(beyond which the device may be damaged) ${ }^{1}$

| Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | -0.5 | +7.0 | V |
| Input Voltage | -0.5 | ( $\left.\mathrm{V}_{\mathrm{DD}}+0.5\right)$ | V |
| Digital Inputs |  |  |  |
| Applied voltage ${ }^{2}$ | -0.5 | (VDD+ 0.5) | V |
| Externally forced current 3, 4 | -20.0 | 20.0 | mA |
| Digital Outputs |  |  |  |
| Applied voltage ${ }^{2}$ | -0.5 | (VDD+ 0.5) | V |
| Externally forced current 3 , 4 | -20.0 | 20.0 | mA |
| Short Circuit Duration (Single output in HIGH state to GND) |  | 1 second |  |
| Analog Output Short Circuit Duration (Single output to GND) |  | infinite |  |
| Temperature |  |  |  |
| Operating, case | -60 | +130 | ${ }^{\circ} \mathrm{C}$ |
| Operating, Junction, Plastic package |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead, soldering (10 seconds) |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Vapor phase soldering (1 minute) |  | +220 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.

## Operating Conditions

| Parameter |  | Min. | Nom | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Power Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| VIH | Input Voltage, Logic HIGH TTL Inputs, all but CLK, CE CLK, $\overline{\mathrm{CE}}$ | $\begin{aligned} & 2.0 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & \text { VDD } \\ & V_{D D D} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| VIL | Input Voltage, Logic LOW TTL Inputs | GND |  | 0.8 | V |
| $\begin{aligned} & \hline \mathrm{IOH} \\ & \mathrm{IOL} \end{aligned}$ | Output Current, Logic HIGH Output Current, Logic LOW |  |  | $\begin{aligned} & -2.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| VREF <br> IREF <br> Rref | External Reference Voltage <br> D/A Converter Reference Current <br> (IREF = VREF / RREF, sourced from RREF pin) <br> Reference Resistor @ VREF = Nom. |  | $\begin{gathered} 1.235 \\ 1.8 \\ 681 \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| Rout | Total Output Load Resistance |  | 37.5 |  | $\Omega$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature, Still Air | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

| Parameter |  | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Power Supply Current ${ }^{1}$ | fcLK $=25 \mathrm{MHz}$, DAC, CLUT and $\alpha$ LUT enabled |  | 300 | 360 | mA |
| IDDQ | Power Supply Current ${ }^{1}$ | fCLK = 0 DAC, CLUT and $\alpha$ LUT enabled |  | 260 | 330 | mA |
| IDAC | DAC Supply Current | $\mathrm{fcLK}=25 \mathrm{MHz}$ |  | 80 | 100 | mA |
| ICLUT | CLUT Supply Current |  |  | 85 | 100 | mA |
| $\mathrm{I}_{\alpha \text { LUT }}$ | aLUT Supply Current |  |  | 30 | 45 | mA |
| IDDSE | Power Supply Current | Sleep Mode (D/A, CLUT, $\alpha$ LUT, and D/A overlay disabled) |  | 5 | 15 | mA |
| VRO | Voltage Reference Output |  | 0.98 | 1.2 | 1.48 | V |
| IBR | Input Bias Current, VREF | $\mathrm{V}_{\text {REF }}=$ Nom | -100 |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Current, Logic HIGH | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| IIL | Input Current, Logic LOW | VDD $=$ Max, VIN $=0.4 \mathrm{~V}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| VOH | Output Voltage, Logic HIGH | $\mathrm{loH}=\mathrm{Max}$ | 2.4 |  |  | V |
| VoL | Output Voltage, Logic LOW | lol = Max |  |  | 0.4 | V |
| lozh | High-Z Leakage Current, HIGH | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| lozl | High-Z Leakage Current, LOW | $\mathrm{V}_{\text {D }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| Cl | Digital Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 15 |  | pF |
| Co | Digital Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 15 |  | pF |
| Voc | Video Output Compliance Voltage |  | -0.4 |  | 2.0 | V |
| Rout | Video Output Resistance |  |  | 15 |  | $\mathrm{K} \Omega$ |
| Cout | Video Output Capacitance | lout $=0 \mathrm{~mA}, \mathrm{f}=1 \mathrm{MHz}$ |  | 15 | 25 | pF |

## Note:

1. Typical IDD measured at $\mathrm{V}_{D D}=+5.0$ Volts and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, Maximum IDD measured at $\mathrm{V}_{\mathrm{DD}}=+5.25$ Volts and $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$.

## Switching Characteristics

| Parame |  | Min. | Nom. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Microprocessor Interface |  |  |  |  |  |
| tPWLCS <br> tpWHCS <br> tsA <br> tha <br> tsD <br> thD <br> tDOZ <br> tDOM <br> thom | CS Pulse Width, LOW <br> CS Pulse Width, HIGH <br> Address Setup Time <br> Address Hold Time <br> Data Setup Time (write) <br> Data Hold Time (write) <br> Output Delay, $\overline{\mathrm{CS}}$ to low-Z <br> Output Delay, $\overline{\mathrm{CS}}$ to Data Valid <br> Output Hold Time, $\overline{\mathrm{CS}}$ to High-Z | 95 <br> 0 <br> 4 <br> 6 <br> 3 <br> 16 <br> 7 | 4/fPXL | 110 |  |
| Pixel Interface |  |  |  |  |  |
| fPXL <br> tCYPX <br> tpWH <br> tpWL <br> tsp <br> thP <br> tho <br> tDo | Pixel Rate <br> Pixel Cycle Period <br> CLK Pulse Width, HIGH <br> CLK Pulse Width, LOW <br> For PDA, PDB, $\alpha$, SMX, OL, PASSEN, SIGO, AV inputs: <br> Setup Time <br> Hold Time <br> Output Hold Time, CLK to data disabled <br> Output Delay, CLK to data valid | $\begin{gathered} 25 \\ 6 \\ 6 \\ \hline 6 \\ 2 \\ 6 \end{gathered}$ |  | $40$ <br> 17 | Mpps <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| Analog Outputs |  |  |  |  |  |
| PIPES $t_{R}$ tF tDov SKEW | Pipeline Delay <br> D/A Output Current Risetime (10\%-90\%) <br> D/A Output Current Falltime ( $10 \%$ - $90 \%$ ) <br> Analog Output Delay <br> D/A to D/A Output Skew |  | $\begin{gathered} 15 \\ 6 \\ 3 \\ 20 \end{gathered}$ | 1 | $\begin{gathered} \hline \text { CLKs } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \end{gathered}$ |

Notes:

1. Timing reference points are at the $50 \%$ level.
2. Analog and digital CLOAD $=15 \mathrm{pF}$.
3. TTL input levels are 0.0 and 3.0 Volts, $10 \%-90 \%$ rise and fall times $<\mathrm{ns}$.

## System Performance Characteristics

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VVID | Video Amplitude with $37.5 \Omega$ load |  | 0.7 |  | Volt |
| VSYNC | Sync Amplitude with $37.5 \Omega$ load |  | 0.3 |  | Volt |
| RES | D/A Converter Resolution |  | 8 |  | Bits |
| ELI | D/A Integral Linearity Error |  |  | 0.75 | LSB |
| ELD | D/A Differential Linearity Error |  |  | 0.75 | LSB |
| EG $^{\text {L/A Gain Error }}$ |  |  | $\pm 11$ | $\%$ FS |  |

## Timing Diagrams



Figure 4. Microprocessor Port Write Timing


Figure 5. Microprocessor Port Read Timing


Figure 6. Pixel Timing

Timing Diagrams (continued)


Figure 7. Pixel/Alpha Data Timing - 444/444 Mode


Figure 8. Pixel/Alpha Data Timing - 422/422 Mode

Timing Diagrams (continued)


Figure 9. Pixel/Alpha Data Timing - 422/444 Mode


Timing Diagrams (continued)


Figure 11. PASSON Timing - 422 mode (Control bits: PASSON = HIGH, A/BPASS = HIGH)

## Equivalent Circuits



Figure 12. Equivalent Digital Input Circuit


Figure 13. Equivalent Digital Output Circuit

## Equivalent Circuits (continued)



Figure 14. Equivalent Analog Input Circuit


Figure 15. Equivalent Analog Output Circuit


Figure 16. Threshold Levels for Three-State Measurement

## Application Information



Figure 17. Mixing Video and Computer Graphics - Basic Multimedia System

## Application Notes (continued)



Figure 19. Multilevel Video Mixer with Special Effects


Figure 20. Mixing Two Computer Graphics Sources

Application Notes (continued)


Figure 21. Recommended TMC2081 Connections

## Related Products

- TMC2072 Genlocking Video Digitizer
- TMC22190/191 Digital Video Encoder
- TMC2242A/TMC2246A Digital Filter
- TMC2272A Color Space Converter
- TMC22053 Decoder


## Mechanical Dimensions - 128-Lead MQFP Package

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | .160 | - | 4.07 |  |
| A1 | .010 | - | .25 | - |  |
| B | .012 | .018 | .30 | .45 | 3,5 |
| C | .005 | .009 | .13 | .23 | 5 |
| D/E | 1.219 | 1.238 | 30.95 | 31.45 |  |
| D1/E1 | 1.098 | 1.106 | 27.90 | 28.10 |  |
| e | .0315 |  | BSC | .80 |  |
| L BSC | .029 | .041 | .73 | 1.03 | 4 |
| N | 128 |  |  | 128 |  |
| ND | 32 |  | 32 |  |  |
| $\alpha$ | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |
| ccc | - | .004 | - | 0.10 |  |

Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Controlling dimension is millimeters.
3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08 mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
4. "L" is the length of terminal for soldering to a substrate.
5. "B" \& "C" includes lead finish thickness.


Notes:

## Notes:

## Ordering Iformation

| Product Number | Temperature Range | Screening | Package | Package Marking |
| :---: | :---: | :---: | :---: | :---: |
| TMC2081KBC | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 128 -Lead MQFP | 2081 KBC |

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
