

# **High-Power PNP Silicon Transistors**

... designed for use in industrial-military power amplifier and switching circuit applications.

• High Collector–Emitter Sustaining Voltage —

• High DC Current Gain —

$$h_{FE} = 20-80 @ I_C = 10 Adc$$
  
= 12 (Min) @  $I_C = 25 Adc$ 

• Low Collector-Emitter Saturation Voltage —

$$V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$$

• Fast Switching Times @  $I_C = 10$  Adc

 $t_r = 0.3 \mu s (Max)$ 

 $t_s = 1.0 \, \mu s \, (Max)$ 

 $t_f = 0.25 \, \mu s \, (Max)$ 

• Complement to NPN 2N6339 thru 2N6341

# 2N6437 2N6438\*

\*ON Semiconductor Preferred Device

25 AMPERE POWER TRANSISTORS PNP SILICON 100, 120 VOLTS 200 WATTS



CASE 1-07 TO-204AA (TO-3)

# **MAXIMUM RATINGS (1)**

Rating	Symbol	2N6437	2N6438	Unit
Collector-Base Voltage	V <sub>CB</sub>	120	140	Vdc
Collector–Emitter Voltage	$V_{CEO}$	100	120	Vdc
Emitter–Base Voltage	V <sub>EB</sub>	6.0 25 50 10		Vdc
Collector Current — Continuous Peak	I <sub>C</sub>			Adc
Base Current	I <sub>B</sub>			Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	200 1.14		Watts W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> ,T <sub>stg</sub>	-65 to +200		°C

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta,IC}$	0.875	°C/W

<sup>(1)</sup> Indicates JEDEC Registered Data.

Preferred devices are ON Semiconductor recommended choices for future use and best overall value.





Figure 1. Power Derating

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}C$  unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector–Emitter Sustaining Voltage (1) $(I_C = 50 \text{ mAdc}, I_B = 0)$	2N6437 2N6438	V <sub>CEO(sus)</sub>	100 120	_	Vdc
Collector Cutoff Current $(V_{CE} = 50 \text{ Vdc}, I_B = 0)$ $(V_{CE} = 60 \text{ Vdc}, I_B = 0)$	2N6437 2N6438	I <sub>CEO</sub>	_ _ _	50 50	μAdc
Collector Cutoff Current $ \begin{array}{l} (V_{CE}=110~\text{Vdc},~V_{BE(off)}=-1.5~\text{Vdc}) \\ (V_{CE}=130~\text{Vdc},~V_{BE(off)}=-1.5~\text{Vdc}) \\ (V_{CE}=100~\text{Vdc},~V_{BE(off)}=-1.5~\text{Vdc},~T_{C}=150~\text{C}) \\ (V_{CE}=120~\text{Vdc},~V_{BE(off)}=-1.5~\text{Vdc},~T_{C}=150~\text{C}) \end{array} $	2N6437 2N6438 2N6437 2N6438	I <sub>CEX</sub>	_ _ _ _	10 10 1.0 1.0	μAdc mAdc
Collector Cutoff Current $(V_{CB} = 120 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 140 \text{ Vdc}, I_E = 0)$	2N6437 2N6438	I <sub>CBO</sub>	_ _	10 10	μAdc
Emitter Cutoff Current (V <sub>EB</sub> = 6.0 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>		100	μAdc
ON CHARACTERISTICS					
DC Current Gain (1) ( $I_C = 0.5 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 25 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )		h <sub>FE</sub>	30 20 12	 120 	_
Collector–Emitter Saturation Voltage (1) ( $I_C = 10$ Adc, $I_B = 1.0$ Adc) ( $I_C = 25$ Adc, $I_B = 2.5$ Adc)		V <sub>CE(sat)</sub>	_	1.0 1.8	Vdc
Base–Emitter Saturation Voltage (1) $(I_C = 10 \text{ Adc}, I_B = 1.0 \text{ Adc})$ $(I_C = 25 \text{ Adc}, I_B = 2.5 \text{ Adc})$		V <sub>BE(sat)</sub>		1.8 2.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product (I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = 10 Vdc, f	test = 10 MHz)	f <sub>T</sub>	40	_	MHz
Output Capacitance (V <sub>CE</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 100 kHz)		C <sub>ob</sub>	_	700	pF
SWITCHING CHARACTERISTICS					
Rise Time ( $V_{CC} = 80 \text{ Vdc}$ , $I_{C} = 10 \text{ A}$ , $V_{BE(off)} = 6.0 \text{ Vdc}$ , $I_{B1} = 1.0 \text{ Adc}$ )		t <sub>r</sub>	_	0.3	μs
Storage ( $V_{CC} = 80 \text{ Vdc}$ , $I_{C} = 10 \text{ A}$ , $V_{BE(off)} = 6.0 \text{ Vdc}$ , $I_{B1} = I_{B2} = 1.0 \text{ A}$	0 Adc)	t <sub>s</sub>	_	1.0	μs
Fall Time ( $V_{CC} = 80 \text{ Vdc}$ , $I_{C} = 10 \text{ A}$ , $V_{BE(off)} = 6.0 \text{ Vdc}$ , $I_{B1} = I_{B2} = 1$ .	.0 Adc)	t <sub>f</sub>	_	0.25	μs
Indicates JEDEC Registered Data.					•

<sup>\*</sup>Indicates JEDEC Registered Data.

<sup>(1)</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ s; Duty Cycle  $\leq$  2.0%.



NOTE: For information on Figures 3 and 6,  $R_{B}$  and  $R_{C}$  were varied to obtain desired test conditions.

Figure 2. Switching Time Test Circuit




Figure 3. Turn-On Time




Figure 4. Thermal Response




Figure 5. Active Region Safe Operating Area

operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on  $T_{J(pk)} = 200^{\circ}C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will

reduce the power that can be handled to values less than the

limitations imposed by second breakdown.

There are two limitations on the power handling ability of

a transistor: average junction temperature and second

breakdown. Safe operating area curves indicate I<sub>C</sub> - V<sub>CE</sub>

limits of the transistor that must be observed for reliable




Figure 7. Capacitance

100




Figure 6. Turn-Off Time




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region




Figure 10. "On" Voltages




Figure 11. Temperature Coefficients




Figure 12. Collector Cut-Off Region





Figure 13. Base Cutoff Region

# **PACKAGE DIMENSIONS**

# **CASE 1-07** TO-204AA (TO-3) ISSUE Z



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.550 REF		39.37 REF		
В		1.050		26.67	
С	0.250	0.335	6.35	8.51	
D	0.038	0.043	0.97	1.09	
Е	0.055	0.070	1.40	1.77	
G	0.430	BSC	10.92 BSC		
Н	0.215	BSC	5.46 BSC		
K	0.440	0.480	11.18 12.19		
L	0.665 BSC		16.89 BSC		
N		0.830		21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187	BSC	30.15 BSC		
V	0.131	0.188	3 33	4 77	

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

# **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### **PUBLICATION ORDERING INFORMATION**

# NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

## EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

# CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

**Phone**: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.