



MICROCIRCUIT DATA SHEET

MJLM108A-X REV 2A0

Original Creation Date: 06/26/95
Last Update Date: 04/16/99
Last Major Revision Date: 04/06/99

OPERATIONAL AMPLIFIERS (SINGLE)

General Description

The LM108A is a precision operational amplifier having specifications a factor of ten better than FET amplifiers over a -55 C to +125 C temperature range.

The device operates with supply voltages from $\pm 2V$ to $\pm 20V$ and has sufficient supply rejection to use unregulated supplies. Although the circuit is interchangeable with and uses the same compensation as the LM101A, an alternate compensation scheme can be used to make it particularly insensitive to power supply noise and to make supply bypass capacitors unnecessary.

The low current error of the LM108A makes possible many designs that are not practical with conventional amplifiers. In fact, it operates from 10M Ohms source resistances, introducing less error than devices like the 709 with 10K Ohms sources. Integrators with drifts less than 500 uV/sec and analog time delays in excess of one hour can be made using capacitors no larger than 1uF.

Industry Part Number

LM108A

Prime Die

LM108A

Controlling Document

38510/10104, AMEND. 4 CIR.C REV G

NS Part Numbers

JL108ABCA
JL108ABGA
JL108ABHA
JL108ABPA
JL108ABZA
JL108ASCA
JL108ASGA
JL108ASHA
JL108ASPA

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

(Absolute Maximum Ratings)

(Note 1)

Supply Voltage	$\pm 22V$
Power Dissipation (Note 2)	
METAL CAN	330mW @ +125 C
CERDIP, 14 Lead	400mW @ +125 C
CERDIP, 8 Lead	400mW @ +125 C
CERPACK, 10 Lead	330mW @ +125 C
CERAMIC SOIC	330mW @ +125 C
Differential Input Current (Note 3)	$\pm 10mA$
Differential Input Voltage (Note 5)	$\pm 30V$
Input Voltage (Note 4)	$\pm 20V$
Output Short-Circuit Duration	Continuous
Operating Temperature Range	-55 C to +125 C
Storage Temperature Range	-65 C to +150 C
Thermal Resistance ThetaJA	
METAL CAN	(Still Air) 150 C/W
	(500LF/Min Air flow) 86 C/W
CERDIP, 14 Lead	(Still Air) 94 C/W
	(500LF/Min Air flow) 55 C/W
CERDIP, 8 Lead	(Still Air) 120 C/W
	(500LF/Min Air flow) 68 C/W
CERPACK, 10 Lead	(Still Air) 225 C/W
	(500LF/Min Air flow) 142 C/W
CERAMIC SOIC	(Still Air) 225 C/W
	(500LF/Min Air Flow) 142 C/W
ThetaJC	
METAL CAN	38 C/W
CERDIP, 14 Lead	13 C/W
CERDIP, 8 Lead	17 C/W
CERPACK, 10 Lead	21 C/W
CERAMIC SOIC	21 C/W
Package Weight (Typical)	
METAL CAN	990mg
CERDIP, 14 Lead	2180mg
CERDIP, 8 Lead	1090mg
CERPACK, 10 Lead	255mg
CERAMIC SOIC	210mg
Maximum Junction Temperature	175 C
Soldering Information (Soldering, 10 seconds)	300 C
ESD Tolerance (Note 6)	2000V

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{jmax} (maximum junction temperature), Θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - T_A) / \Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.
- Note 4: For supply voltages less than $\pm 20V$, the absolute maximum input voltage is equal to the supply voltage.
- Note 5: This rating is $\pm 1.0V$ unless resistances of 2K Ohms or greater are inserted in series with the inputs to limit current in the input shunt diodes to the maximum allowable value.
- Note 6: Human body model, 1.5K Ohms in series with 100pF.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\text{ Ohms}$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
V _{IO}	Input Offset Voltage	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V			-0.5	0.5	mV	1
					-1	1	mV	2, 3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = 15V			-0.5	0.5	mV	1
					-1	1	mV	2, 3
		+V _{CC} = +5V, -V _{CC} = -5V			-0.5	0.5	mV	1
					-1	1	mV	2, 3
Delta V _{IO} /Delta T	Temperature Coefficient of Input Offset Voltage	25°C ≤ TA ≤ +125°C	1		-5	5	uV/C	2
		25°C ≤ TA ≤ -55°C	1		-5	5	uV/C	3
I _{IO}	Input Offset Current	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V			-0.2	0.2	nA	1
					-0.4	0.4	nA	2, 3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = 15V			-0.2	0.2	nA	1
					-0.4	0.4	nA	2, 3
		+V _{CC} = +5V, -V _{CC} = -5V			-0.2	0.2	nA	1
					-0.4	0.4	nA	2, 3
Delta I _{IO} /Delta T	Temperature Coefficient of Input Offset Current	25°C ≤ TA ≤ +125°C	1		-2.5	2.5	pA/C	2
		25°C ≤ TA ≤ -55°C	1		-2.5	2.5	pA/C	3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\text{ Ohms}$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
+I _{IB}	Input Bias Current	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V			-0.1	2	nA	1
					-1	2	nA	2
					-0.1	3	nA	3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = 15V			-0.1	2	nA	1
					-1	2	nA	2
					-0.1	3	nA	3
		+V _{CC} = +5V, -V _{CC} = -5V			-0.1	2	nA	1
					-1	2	nA	2
					-0.1	3	nA	3
-I _{IB}	Input Bias Current	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V			-0.1	2	nA	1
					-1	2	nA	2
					-0.1	3	nA	3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = 15V			-0.1	2	nA	1
					-1	2	nA	2
					-0.1	3	nA	3
		+V _{CC} = +5V, -V _{CC} = -5V			-0.1	2	nA	1
					-1	2	nA	2
					-0.1	3	nA	3
+PSRR	Power Supply Rejection Ratio	+V _{CC} = 10V, -V _{CC} = -20V			-16	16	uV/V	1, 2, 3
-PSRR	Power Supply Rejection Ratio	+V _{CC} = 20V, -V _{CC} = -10V			-16	16	uV/V	1, 2, 3
CMRR	Common Mode Rejection Ratio	V _{CM} = $\pm 15V$			96		dB	1, 2, 3
I _{OS+}	Short Circuit Current	+V _{CC} = +15V, -V _{CC} = -15V, t \leq 25mS			-15		mA	1, 2, 3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\text{ Ohms}$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
I _{OS-}	Short Circuit Current	+V _{CC} = +15V, -V _{CC} = -15V, $t \leq 25\text{mS}$			15		mA	1, 2, 3
I _{CC}	Power Supply Current	+V _{CC} = +15V, -V _{CC} = -15V			0.6		mA	1, 2
					0.8		mA	3

AC/DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\text{ Ohms}$
 AC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\text{ Ohms}$

+V _{OP}	Output Voltage Swing	R _L = 10K Ohms			16		V	4, 5, 6
-V _{OP}	Output Voltage Swing	R _L = 10K Ohms			-16		V	4, 5, 6
A _{VS+}	Open Loop Voltage Gain	R _L = 10K Ohms, V _{OUT} = +15V	3		80		V/mV	4
			3		40		V/mV	5, 6
A _{VS-}	Open Loop Voltage Gain	R _L = 10K Ohms, V _{OUT} = -15V	3		80		V/mV	4
			3		40		V/mV	5, 6
A _{VS}	Open Loop Voltage Gain	$\pm V_{CC} = \pm 5V$, R _L = 10K Ohms, V _{OUT} = $\pm 2V$	3		20		V/mV	4, 5, 6
TR(tr)	Transient Response Rise Time	R _L = 10K Ohms, C ₁ = 100pF, f < 1KHz, V _{IN} = +50mV	4			1000	nS	7, 8A, 8B
TR(os)	Transient Response Overshoot	R _L = 10K Ohms, C ₁ = 100pF, f < 1KHz, V _{IN} = +50mV	4			50	%	7, 8A, 8B
Sr(+)	Slew Rate	A _V = 1, V _{IN} = -5V to +5V			0.05		V/uS	7, 8A, 8B
Sr(-)	Slew Rate	A _V = 1, V _{IN} = +5V to -5V			0.05		V/uS	7, 8A, 8B
NI(BB)	Noise Broadband	BW = 10Hz to 5KHz, R _S = 0 Ohms	2			15	uV _{rms}	7
NI(PC)	Noise Popcorn	BW = 10Hz to 5KHz, R _S = 100K Ohms	2			40	uV _{pk}	7

Electrical Characteristics

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50$ Ohms. "Delta calculations performed on JAN S and QMLV devices at group B, subgroup 5 only".

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
V _{IO}	Input Offset Voltage				-0.25	0.25	mV	1
+I _{IB}	Input Bias Current				-0.5	0.5	nA	1
-I _{IB}	Input Bias Current				-0.5	0.5	nA	1

Note 1: Calculated parameter.

Note 2: Test on either A360, J273 AC or bench test.


Note 3: Datalog reading in K = V/mV.


Note 4: Bench test.


Graphics and Diagrams

GRAPHICS#	DESCRIPTION
05090HRB2	CERDIP (J), 8 LEAD (B/I CKT)
05115HRA2	CERPACK (W), 10 LEAD (B/I CKT)
05116HRA2	METAL CAN (H), TO-99, 8LD .200 DIA P.C. (B/I CKT)
05261HRB3	METAL CAN (H), TO-99, 8LD .200 DIA P.C. (B/I CKT)
05340HRA3	CERDIP (J), 14 LEAD (B/I CKT)
05354HRB2	CERDIP (J), 14 LEAD (B/I CKT)
05389HRA3	CERPACK (W), 10 LEAD (B/I CKT)
05529HRA2	CERDIP (J), 8 LEAD (B/I CKT)
H08CRF	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000253A	CERAMIC SOIC (WG), 10 LEAD (PINOUT)
P000310A	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (PINOUT)
P000311A	CERDIP (J), 14 LEAD (PINOUT)
P000312A	CERDIP (J), 8 LEAD (PINOUT)
P000431A	CERPACK (W), 10 LEAD (PINOUT)
W10ARG	CERPACK (W), 10 LEAD (P/P DWG)
WG10ARC	CERAMIC SOIC (WG), 10 LEAD (P/P DWG)


See attached graphics following this page.









LM108AWG
10 - LEAD CERAMIC SOIC
CONNECTION DIAGRAM
TOP VIEW
P000253A



LM108AH, LM108H
8 - PIN METAL CAN
CONNECTION DIAGRAM
TOP VIEW
P000310A



**LM108AJ, LM108J
14 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000311A**




LM108AJ-8, LM108J-8


8 - LEAD DIP


CONNECTION DIAGRAM

TOP VIEW

P000312A







Revision History

Rev	ECN #	Rel Date	Originator	Changes
1A0	M0003283	04/16/99	Rose Malone	Update MDS: MJLM108A-X, Rev. 0BL to Fully Release MDS MJLM108A-X, Rev. 1A0.
2A0	M0003363	04/16/99	Rose Malone	Update MDS: MJLM108A-X, Rev. 1A0 to MJLM108A-X, Rev. 2A0. Update Thermal Resistance - Cerpack (Still Air) from 150 C/W to 225 C/W, Electricals: DC and Drift Values Section - Removed reference to Rs=5 Mohms from I _{IO} , +I _{IB} , -I _{IB} . Correction made to correlate with test program.