

Fine Pitch Ball Grid Array

- Array molded, cost effective, space saving package solution
- Available in 1.40mm (LFBGA), 1.20mm (TFBGA), and 1.00mm (VFBGA), 0.80mm (WFBGA) and 0.55mm (UFBGA) maximum thickness
- Laminate substrate based package which enables 2 and 4 layers of routing flexibility



FEATURES

- Thin, lightweight, space saving package
- Flexible body sizes range from 4mm x 4mm to 23mm x 23mm
- 0.50, 0.65, 0.75, 0.80, 1.00mm ball pitch
- Eutectic & Pb free solder balls
- Green package available
- Multiple routing layers and dedicated ground/power planes available for improved electrical performance
- BT laminate materials (2 and 4 metal layers)
- JEDEC standard compliant

APPLICATIONS

- Microprocessors/Controllers
- Wireless RF
- · Analog
- ASIC
- Memory
- Simple PLDs
- Others

www.statschippac.com

DESCRIPTION

STATS ChipPAC's Fine Pitch Ball Grid Array (FBGA) is a laminate substrate based chip scale package with plastic overmolded encapsulation and an array of fine pitch solder ball terminals. The FBGA package's reduced outline and thickness and higher density options make it an ideal advanced technology packaging solution for high performance and/or portable applications. The use of the latest materials and advanced assembly infrastructure produce a reliable and cost effective package. Lead free and halogen free compatible material sets are available. STATS ChipPAC's FBGA is available in a broad range of JEDEC standard body sizes with LFBGA (<1.70mm [typically <1.40mm]), TFBGA (<1.20mm), VFBGA (<0.80mm) and UFBGA (0.55mm max.) thickness. LFBGA-H (with attached heatsink) is qualified for small body sizes.





FBGA

Fine Pitch Ball Grid Array

SPECIFICATIONS

Die Thickness	7
Mold Cap Thickness	C
Marking	L
Packing Options	T

75–300µm (3-12 mils) 0.25-0.90mm aser Tape & reel/JEDEC tray

RELIABILITY

Temperature Cycling

High Temp Storage
Pressure Cooker Test
Temperature/Humidity Test
Unbiased HAST

Moisture Sensitivity Level

JEDEC Level 2A, 260°C Reflow Condition C (-65°C to 150°C), 1000 cycles 150°C, 1000 hrs 121°C/100% RH/2atm, 168 hrs 85°C/85% RH, 1000 hrs 130°C/85% RH/2 atm, 96 hrs

THERMAL PERFORMANCE, **O** ia (°C/W)

Thermal performance is highly dependent on package size, die size, substrate layers and thickness, and solder ball configuration. Simulation for specific applications should be performed to obtain maximum accuracy.

Package	Body Size (mm)	Pin Count Die Size (mm)		Thermal Performance 0ja(°C/W)	
LFBGA	11 x 11 (2L)	144	4.5 x 4.5	34.1	
	15 x 15 (4L)	208	10.2 x 10.2	19.4	

Note: Simulation data for package mounted on 4 layer PCB (per JEDEC JESD51-9) under natural convection as defined in JESD51-2.


ELECTRICAL PERFORMANCE

Electrical parasitic data is highly dependent on the package layout. 3D electrical simulation can be used on the specific package design to provide the best prediction of electrical behavior. First order approximations can be calculated using parasitics per unit length for the constituents of the signal path. Data below is for a frequency of 100MHz and assumes 1.0 mil gold bonding wire.

Conductor Component	Length (mm)	Resistance (mOhms)	Inductance (nH)	Inductance Mutual (nH)	Capacitance (pF)	Capacitance Mutual (pF)
Wire	2	120	1.65	0.45 - 0.85	0.10	0.01 - 0.02
Net (2L)	2 - 7	34 -119	1.30 - 4.55	0.26 - 2.28	0.25 - 0.95	0.06 - 0.42
Total (2L)	4 - 9	154 - 239	2.95 - 6.20	0.71 - 3.13	0.35 - 1.05	0.07 - 0.44
Wire	2	120	1.65	0.45 - 0.85	0.10	0.01 - 0.02
Net (4L)	2 - 7	34 - 119	0.90 - 3.15	0.18 - 1.58	0.35 - 1.10	0.06 - 0.42
Total (4L)	4 - 9	154 - 239	2.55 - 4.80	0.63 - 2.43	0.45 - 1.20	0.07 - 0.44

Note: Net = Total Trace Length + Via + Solder Ball.

CROSS-SECTION



of their respective owners. STATS ChipPAC disclaims any and all rights in those marks. STATS ChipPAC makes on guarantee or warranty of its accuracy in the information given, or that the use of such information will not infringe on intellectual rights of third parties. Under no circumstances shall STATS ChipPAC be liable for any damages whatsoever arising out of the use of, or inability to use the materials in this document. STATS ChipPAC reserves the right to change the information at any time and without notice. *Copyright 2006, STATS ChipPAC Ltd. All rights reserved. Copyright 2006. STATS ChipPAC Ltd. All rights reserved. May 2006