

M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM**

2. In case of $t_{RASS} \geq 300ms$

(A) Timing diagram




Table 4

Read/Write	Self Refresh→Read/Wirte
CBR distributed refresh	
RAS only distributed refresh	
CBR burst refresh	$t_{REF} \leq 16.4ms$
RAS only burst refresh	

(B) Definition of refresh

The same as 1.1-(B) and 1.2-(B)


2.1

Regardless of the refresh (CBR distributed refresh, RAS only distributed refresh, CBR burst refresh, RAS only burst refresh) during Read/Write operation the minimum of 1024 cycles refresh should be preformed within 16.4 ms from the rising edge of RAS signal at the end of self refresh operation.

FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM

Timing Diagrams (Note 30)

Read Cycle




Note 30.





Indicates the don't care input.
 $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ or $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$





Indicates the invalid output.


M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Write Cycle (Early write)**


M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Write Cycle (Delayed Write)**

M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Read - Write, Read - Modify - Write Cycle**


M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****RAS-only Refresh Cycle**


M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****CAS before RAS Refresh Cycle, Extended Refresh Cycle***


M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Self Refresh Cycle*** (Note 29)


M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Hidden Refresh Cycle (Read) (Note 31)**


Note 31. Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.

FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM**Fast Page Mode Read Cycle**

M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Fast Page Mode Write Cycle (Early Write)**

M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Fast Page Mode Write Cycle (Delayed Write)**

M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Fast Page Mode Read - Write, Read - Modify - Write Cycle**

M5M44400BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(1048576-WORD BY 4-BIT)DYNAMIC RAM****Test Mode Set Cycle (Note 32)**

Note 32. The cycle is also available for the initialization cycle, but in this case device enters test mode.

The test mode function is initiated with a \overline{W} and \overline{CAS} before \overline{RAS} cycle (WCBR cycle) as specified above timing diagram. The test mode function is terminated by either a \overline{CAS} before \overline{RAS} (CBR) refresh or a \overline{RAS} only refresh cycle.

During the test mode, the device is internally organized as 4 bits wide (256 kilobytes deep) for each DQ (input/output) port. No addressing of A₀, A₁ (column only) is required.

During a write cycle, data on the each DQ (input) pin is written in parallel into all 4 bits for each DQ port and can be written independently for each DQ port.

During a read cycle, the each DQ (output) pin indicates independently a HIGH state if all 4 bits are equal, and a LOW state if any bits differ.

During the test mode operation, a WCBR cycle is used to perform refresh.