Preliminary

....

September 2005

## FAIRCHILD SEMICONDUCTOR®

# RMPA2458 2.4–2.5 GHz InGaP HBT Low Current Linear Power Amplifier

## Features

- 31.5dB small signal gain
- 27dBm output power @ 1dB compression
- 103mA total current at 19dBm modulated power out
- 2.5% EVM at 19 dBm modulated power out
- 3.3V collector supply operation
- 2.9V mirror supply operation
- Power saving shutdown options (bias control)
- Integrated power detector with 20dB dynamic range
- Lead-free RoHS compliant 3 x 3 x 0.9mm leadless package
  Internally matched to 50 Ohms and DC blocked RF input/ output
- Optimized for use in 802.11b/g applications

## Device

## **General Description**

The RMPA2458 power amplifier is designed for high performance WLAN applications in the 2.4-2.5 GHz frequency band. The low profile 16 pin  $3 \times 3 \times 0.9$  mm package with internal matching on both input and output to 50 Ohms minimizes next level PCB space and allows for simplified integration. The on-chip detector provides power sensing capability while the bias control provides power saving shutdown capability. The PA's industry leading low power consumption and excellent linearity are achieved using our InGaP Heterojunction Bipolar Transistor (HBT) technology.



# Electrical Characteristics<sup>1</sup> 802.11g OFDM Modulation

(176 µs burst time, 100 µs idle time) 54 Mbps Data Rate, 16.7 MHz Bandwidth

Parameter	Min	Тур	Max	Units
Frequency	2.4		2.5	GHz
Collector Supply Voltage	3.0	3.3	3.6	V
Mirror Supply Voltage		2.9		V
Mirror Supply Current		3.3		mA
Gain		31.5		dB
Total Current @ 19dBm P <sub>OUT</sub>		103		mA
EVM @ 19dBm P <sub>OUT</sub> <sup>2</sup>		2.5		%
Detector Output @ 19dBm P <sub>OUT</sub>		340		mV
Detector Threshold <sup>3</sup>		5		dBm

Notes:

1. VC1, VC2, VC3 = 3.3V, VM123 = 2.9V,  $T_A = 25^{\circ}C$ , PA is constantly biased, 50 $\Omega$  system.

2. Percentage includes system noise floor of EVM = 0.8%.

3.  $\mathsf{P}_{\mathsf{OUT}}$  measured at  $\mathsf{P}_{\mathsf{IN}}$  corresponding to power detection threshold.

# Electrical Characteristics<sup>1</sup> 802.11b CCK Modulation

(RF not framed) 11 Mbps Data Rate 22.0 MHz Bandwidth

Parameter	Min	Тур	Max	Units
Frequency	2.4		2.5	GHz
Collector Supply Voltage	3.0	3.3	3.6	V
Mirror Supply Voltage		2.9		V
Mirror Supply Current		3.3		mA
Gain		32		dB
Total Current @ 19dBm Pout		130		mA
First Side Lobe Power @ 19dBm Pout		-36		dBm
Second Side Lobe Power @ 19dBm Pout		-60		dBm
Max Pout Spectral Mask Compliance <sup>2</sup>		24		dBm
Detector Output @ 19dBm Pout		1.15		V
Detector Pout Threshold <sup>3</sup>		5		dBm

# Electrical Characteristics<sup>1</sup> Single Tone

Parameter	Min	Тур	Max	Units
Frequency	2.4		2.5	GHz
Collector Supply Voltage	3.0	3.3	3.6	V
Mirror Supply Voltage (VM123)	2.6	2.9	3.1	V
Gain		31.5		dB
Total Quiescent Current		49		mA
Bias Current at pin VM123 <sup>4</sup>		3.2		mA
P1dB Compression		27		dBm
Current @ P1dB Compression		600		mA
Shutdown Current (VM123 = 0V)		<1.0		μA
Input Return Loss		12		dB
Output Return Loss		9		dB
Detector Output at P1dB Compression		2.4		V
Detector Pout Threshold <sup>3</sup>		5		V
Turn-on Time <sup>5</sup>		<1.0		μS
Spurious (Stability) <sup>6</sup>		-65		dBc

Notes:

1. VC1, VC2, VC3 = 3.3V, VM123 = 2.9 Volts, Ta = 25°C, P<sub>A</sub> is constantly biased,  $50\Omega$  system.

2.  $\mathsf{P}_{\mathsf{IN}}$  is adjusted to point where performance approaches spectral mask requirements.

3.  $\mathsf{P}_{OUT}$  measured at  $\mathsf{P}_{IN}$  corresponding to power detection threshold.

4. Mirror bias current is included in the total quiescent current.

5. Measured from Device On signal turn on to the point where RF  $\mathrm{P}_{\mathrm{OUT}}$  stabilizes to 0.5dB.

6. Load VSWR is set to 8:1 and the angle is varied 360 degrees.  $P_{OUT}$  = -30dBm to P1dB.


# Absolute Ratings<sup>1</sup>

Symbol	Parameter	Ratings	Units
VC1, VC2, VC3	Positive Supply Voltage	5	V
IC1, IC2, IC3	Supply Current IC1 IC2 IC3	50 150 700	mA mA mA
VM123	Positive Bias Voltage	3.6	V
P <sub>IN</sub>	RF Input Power	+5	dBm
T <sub>CASE</sub>	Case Operating Temperature	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C


Note:

1. No permanent damage with one parameter set at extreme limit. Other parameters set to typical values.


## **Functional Block Diagram**



Pin	Description
1	VM123
2	VC2
3	GND
4	RF IN
5	GND
6	VC1
7	GND
8	GND
9	RF OUT
10	GND
11	N/C
12	VC3
13	GND
14	VDET
15	GND
16	GND




4



Qty	Item No.	Part Number	Description	Vendor
1	1	F100039	PC Board	Fairchild
2	2	#142-0701-841	SMA Connector	Johnson
7	3	#S1322-XX-ND	RT Angle Sgl M Header	Digikey
Ref	4	F1XXXXX	Assembly, RMPA2458	Fairchild
1	5 (C3)	06035A150J	15pF Capacitor	AVX
2	6 (C1, C2)	GRM39C0G330J50D500	33pF Capacitor	Murata
3	7 (C4, C5, C6)	CC1206JX5R106M	10µF Capacitor	TDK
2	8 (L2, L3)	LLV1005FB5N6S	5.6nH Inductor	Toko
1	9 (L1)	LLV1005FH15NK	15nH Inductor	Toko
A/R	10	SN63	Solder Paste	Indium Corp.
A/R	11	SN96	Solder Paste	Indium Corp.

## **Evaluation Board Layout**



Actual Board Size = 2.0" X 1.5"

## Evaluation Board Turn-On Sequence<sup>1</sup>

## **Recommended turn-on sequence:**

1) Connect common ground terminal to the Ground (GND) pin on the board.

2) Connect voltmeter to pin DT1 (VDET, voltage detector).

3) Apply positive supply voltage VC1 (=3.3 V) to pin VC1 (first stage collector).

4) Apply positive supply voltage VC2 (=3.3 V) to pin VC2 (second stage collector).

5) Apply positive supply voltage VC3 (=3.3 V) to pin VC3 (third stage collector).

6) Apply positive bias voltage VM123 (=2.9 V) to pin VM123 (bias networks).

7) At this point, you should expect to observe the following positive currents flowing into the pins:

Pin	Current	
VM123	1.0 – 5.0 mA	
VC1	1.0 – 9.0 mA	
VC2	5.0 – 25.0 mA	
VC3	22.0 – 42.0 mA	

8) Apply input RF power to SMA connector pin RFIN. Currents in pins VC1, VC2 and VC3 will vary depending on the input drive level.

9) Vary positive voltage on pin VM123 from +2.9 V to +0 V to shut down the amplifier or alter the power level. Shut down current flow into the pins:

Pin	Current	
VC1	<1 nA	
VC2	<1 nA	
VC3	<1 nA	

## **Recommended turn-off sequence:**

Use reverse order described in the turn-on sequence above.

#### Note:

1. Turn on sequence is not critical and it is not necessary to sequence power supplies in actual system level design

## **Applications Information**

## CAUTION: THIS IS AN ESD SENSITIVE DEVICE.

## Precautions to Avoid Permanent Device Damage:

- Cleanliness: Observe proper handling procedures to ensure clean devices and PCBs. Devices should remain in their original packaging until component placement to ensure no contamination or damage to RF, DC and ground contact areas.
- Device Cleaning: Standard board cleaning techniques should not present device problems provided that the boards are properly dried to remove solvents or water residues.
- Static Sensitivity: Follow ESD precautions to protect against ESD damage:
  - A properly grounded static-dissipative surface on which to place devices.
  - Static-dissipative floor or mat.
  - A properly grounded conductive wrist strap for each person to wear while handling devices.
- General Handling: Handle the package on the top with a vacuum collet or along the edges with a sharp pair of bent tweezers. Avoiding damaging the RF, DC, and ground contacts on the package bottom. Do not apply excessive pressure to the top of the lid.
- Device Storage: Devices are supplied in heat-sealed, moisture-barrier bags. In this condition, devices are protected and require no special storage conditions. Once the sealed bag has been opened, devices should be stored in a dry nitrogen environment.

#### **Device Usage:**

Fairchild recommends the following procedures prior to assembly.

- Assemble the devices within one year of removal from the dry pack.
- During the one year period, the devices must be stored in an environment of less than 60% relative humidity and a maximum temperature of 30°C
- If the one year period or the environmental conditions have been exceeded, then the dry-bake procedure, at 125°C for 24 hours minimum, must be performed.

#### Solder Materials & Temperature Profile:

Reflow soldering is the preferred method of SMT attachment. Hand soldering is not recommended.

#### **Reflow Profile**


- Ramp-up: During this stage the solvents are evaporated from the solder paste. Care should be taken to prevent rapid oxidation (or paste slump) and solder bursts caused by violent solvent out-gassing. A maximum heating rate is 3°C/sec.
- Pre-heat/soak: The soak temperature stage serves two purposes; the flux is activated and the board and devices achieve a uniform temperature. The recommended soak condition is: 60-180 seconds at 150-200°C.
- Reflow Zone: If the temperature is too high, then devices may be damaged by mechanical stress due to thermal mismatch or there may be problems due to excessive solder oxidation. Excessive time at temperature can enhance the formation of inter-metallic compounds at the lead/board interface and may lead to early mechanical failure of the joint. Reflow must occur prior to the flux being completely driven off. The duration of peak reflow temperature should not exceed 20 seconds. Soldering temperatures should be in the range 255–260°C, with a maximum limit of 260°C.
- Cooling Zone: Steep thermal gradients may give rise to excessive thermal shock. However, rapid cooling promotes a finer grain structure and a more crack-resistant solder joint. The illustration below indicates the recommended soldering profile.

#### Solder Joint Characteristics:

Proper operation of this device depends on a reliable void-free attachment of the heat sink to the PWB. The solder joint should be 95% void-free and be a consistent thickness.

### **Rework Considerations:**

Rework of a device attached to a board is limited to reflow of the solder with a heat gun. The device should be subjected to no more than  $15^{\circ}$ C above the solder melting temperature for no more than 5 seconds. No more than 2 rework operations should be performed.



## **Recommended Solder Reflow Profile**

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>™</sup> ActiveArray <sup>™</sup> Bottomless <sup>™</sup> Build it Now <sup>™</sup> CoolFET <sup>™</sup> <i>CROSSVOLT</i> <sup>™</sup> DOME <sup>™</sup> EcoSPARK <sup>™</sup> E <sup>2</sup> CMOS <sup>™</sup> EnSigna <sup>™</sup> FACT <sup>™</sup>	FAST <sup>®</sup> FASTr <sup>™</sup> FPS <sup>™</sup> FRFET <sup>™</sup> GlobalOptoisolator <sup>™</sup> GTO <sup>™</sup> HiSeC <sup>™</sup> I <sup>2</sup> C <sup>™</sup> <i>i</i> -Lo <sup>™</sup> ImpliedDisconnect <sup>™</sup>	ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroFET <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup> OCXPro <sup>™</sup> OPTOLOGIC <sup>®</sup>	PowerSaver <sup>™</sup> PowerTrench <sup>®</sup> QFET <sup>®</sup> QS <sup>™</sup> QT Optoelectronics <sup>™</sup> Quiet Series <sup>™</sup> RapidConfigure <sup>™</sup> RapidConnect <sup>™</sup> µSerDes <sup>™</sup> SILENT SWITCHER <sup>®</sup> SMART START <sup>™</sup>	SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> UniFET <sup>™</sup> VCX <sup>™</sup> Wire <sup>™</sup>
FACT Quiet Serie	IntelliMAX™	OPTOPLANAR™	SMARTSTART™ SPM™	
	d. Around the world.™ chise <sup>®</sup>	PACMAN™ POP™ Power247™ PowerEdge™	Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.