


Spec. No.: C513E3 Issued Date: 2003.04.09 Revised Date: Page No.: 1/9


# Three Terminal Adjustable Output Positive Voltage Regulators


# PL317E3

The PL317E3 is an adjustable 3–terminal positive voltage regulator capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current limiting, thermal shutdown and safe area compensation, making it essentially blow–out proof.



- Output Current in Excess of 1.5 A
- Output Adjustable between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current Limiting Constant with Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Eliminates Stocking many Fixed Voltages





- \*Cin is required if regulator is located an appreciate distance from power supply filter.
- \* \* Cout is not needed for stability, however, it does improve transient response.

$$V_{out}=1.25(1+R_2/R_1)+I_{Adj}R_2$$

Since  $I_{Adj}$  is controlled to less than 100  $\mu A$ , the error associated with this term is negligible in most applications.

#### Maximum Ratings

Maximam Ratingo			
Rating	Symbol	Value	Unit
Input-Output Voltage Differential	V <sub>I</sub> -V <sub>O</sub>	40	V
Power Dissipation			
T <sub>A</sub> =25°C	$P_{D}$	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$\theta$ JA	65	$^{\circ}$ C/W
Thermal Resistance, Junction-to-Case	$\theta$ JC	5.0	$^{\circ}$ C/W
Operating Junction Temperature Range	Тл	-40 to +125	$^{\circ}\!\mathbb{C}$
Storage Temperature Range	Tstg	-65 to +150	$^{\circ}\!\mathbb{C}$



Spec. No. : C513E3 Issued Date : 2003.04.09 Revised Date :

Page No. : 2/9

#### **Electrical Characteristics**(V<sub>I</sub>-V<sub>O</sub>=5V,I<sub>O</sub>=0.5A,T<sub>J</sub>=0 to 125°C, unless otherwise noted)

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Line Regulation(Note 1)	Reg line	$T_A=25^{\circ}C$ ,3.0 $V\leq V_I-V_0\leq 40V$	-	0.01	0.04	%/V
Load Regulation(Note 1)	Reg load	T <sub>A</sub> =25°C,10mA≤I <sub>0</sub> ≤1.5A				
		Vo≤5.0V	-	5.0	25	mV
		Vo≥5.0V	ı	0.1	0.5	%Vo
Thermal Regulation(Note 4)	Reg therm	T <sub>A</sub> =25°C, 20ms pulse	1	0.03	0.07	%Vo/W
Adjust Pin Current	IAdj		ı	50	100	μΑ
Adjust Pin Current Change	$\Delta I$ Adj	2.5V\(\subseteq\)Vi-Vo\(\supreq\)40V\(,10\)mA\(\supreq\)IL\(\supreq\)1.5A\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1	0.2	5.0	μΑ
Reference Voltage	Vref	3.0V\(\section\)10mA\(\section\)10mA\(\section\)1.5A PD\(\section\)20W	1.2	1.25	1.3	V
Temperature Stability	Ts	0≤TJ≤125°C	1	0.7	-	%Vo
Minimum Load Current to maintain Regulation	ILmin	V <sub>I</sub> -V <sub>O</sub> =40V	-	3.5	10	mA
Maximum Output Current	Imax	VI-Vo≤15V,PD≤20W	1.5	2.2	-	A
_		$V_{I}$ - $V_{O}$ $\leq$ 40 $V_{PD}$ $\leq$ 20 $W_{TA}$ $=$ 25 $^{\circ}$ $C$	0.15	0.4	-	
RMS Noise	N	% of Vo,Ta=25°C,10Hz≤f≤10kHz	1	0.003	-	%Vo
Ripple Rejection(Note 2)	RR	Vo=10V,f=120Hz				dB
		Without CAdj	-	65	-	
		C <sub>Adj</sub> =10μF	66	80	-	
Long-Term Stability(Note 3)	S	T <sub>J</sub> =125 $^{\circ}$ C,T <sub>A</sub> =25 $^{\circ}$ C for endpoint	-	0.3	1.0	%/1.0k
		measurements				Hrs


Notes:1.Load and line regulation are specified at constant junction temperature. Changes in Vo due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.


- 2.CAdj, when used, is connected between the adjustment pin and ground.
- 3. Since long-term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
- 4.Power dissipation within an IC voltage regulator produces a temperature gradient on the die, affecting individual IC components on the die. These effects can be minimized by proper integrated circuit design and layout techniques. Thermal regulation is the effect of these temperature gradients on the output voltage and is expressed in percentage of output change per watt of power change in a specified time.



Spec. No. : C513E3 Issued Date : 2003.04.09 Revised Date :

Page No.: 3/9









Spec. No. : C513E3 Issued Date : 2003.04.09 Revised Date :

Page No. : 4/9








Spec. No. : C513E3 Issued Date : 2003.04.09 Revised Date : . . .

Page No. : 5/9




#### Application Information

#### **Basic Circuit Operation**

The PL317 is a 3-terminal floating regulator. In operation, the PL317 develops and maintains a nominal 1.25V reference (Vref) between its output and adjustment terminals. This reference voltage is converted to a programming current (Iprog) by R1(see Fig 5), and this constant current flows through R2 to ground. The regulated output voltage is given by:

Since the current from the adjustment terminal ( $I_{Adj}$ ) represents an error term in the equation, the PL317 was designed to control  $I_{Adj}$  to less than 100  $\mu A$  and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the PL317 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.





Spec. No. : C513E3 Issued Date : 2003.04.09 Revised Date : . . .

Page No. : 6/9

#### **Load Regulation**

The PL317 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

#### **External Capacitors**


A  $0.1\mu F$  disc or  $1.0\mu F$  tantalum input bypass capacitor (Cin) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor ( $C_{Adj}$ ) prevents ripple from being amplified as the output voltage is increased. A  $10\mu F$  capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10V application.

Although the PL317 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (Co) in the form of a  $1.0\mu F$  tantalum or  $25\mu F$  aluminum electrolytic capacitor on the output swamps this effect and insures stability.

#### **Protection Diodes**

When external capacitors are used with any IC regulator, it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Fig 6 shows the PL317 with the recommended protection diodes for output voltages in excess of 25V or high capacitance values (Co>25 $\mu$ F,CAdj>10 $\mu$ F). Diode D1 prevents Co from discharging thru the IC during an input short circuit. Diode D2 protects against capacitor CAdj discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents CAdj from discharging through the IC during an input short circuit.





Spec. No.: C513E3 Issued Date: 2003.04.09 Revised Date:

Page No. : 7/9

#### **Application Circuits**






Fig 7. "Laboratory" Power Supply with Adjustable Current Limit and Output Voltage









Spec. No. : C513E3 Issued Date : 2003.04.09 Revised Date : . . .

Page No. : 8/9








Spec. No.: C513E3 Issued Date: 2003.04.09 Revised Date:

Page No.: 9/9

#### **TO-220AB Dimension**



#### : Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.	וווט	Min.	Max.	Min.	Max.
Α	0.2197	0.2949	5.58	7.49		-	*0.1508	ı	*3.83
В	0.3299	0.3504	8.38	8.90	K	0.0295	0.0374	0.75	0.95
С	0.1732	0.185	4.40	4.70	М	0.0449	0.0551	1.14	1.40
D	0.0453	0.0547	1.15	1.39	N	-	*0.1000	1	*2.54
Е	0.0138	0.0236	0.35	0.60	0	0.5000	0.5618	12.70	14.27
G	0.3803	0.4047	9.66	10.28	Р	0.5701	0.6248	14.48	15.87
Н	-	*0.6398	-	*16.25					

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material. 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

#### Material:

• Lead: 42 Alloy; solder plating

• Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

#### Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.