256K x 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM44C256C/CL/CSL-6	60ns	15ns	110ns
KM44C256C/CL/CSL-7	70ns	20ns	130ns
KM44C256C/CL/CSL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden refresh capability
- · TTL compatible inputs and outputs
- · Early write or Output Enable Controlled Write
- Single 5V±10% power supply
- · Refresh Cycle
 - 512 cycle/8ms refresh (Normal)
- 512 cycle/64ms refresh (L-version)
- 512 cycle/128ms refresh (SL-version)
- Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.55mW (SL-version)
 - Active(60/70/80ms): 385/360/330mW
- · JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP, TSOP(I), and TSOP(II) Packages


GENERAL DESCRIPTION

The Samsung KM44C256C/CL/CSL is a CMOS highspeed 262,144 x 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance microprocessor computers.

The KM44C256C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C256C/CL/CSL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


KM44C256CP/CLP/CSLP




· KM44C256CJ/CLJ/CSLJ




· KM44C256CZ/CLZ/CSLZ




· KM44C256CV/CLV/CSLV




KM44C256CVR/CLVR/CSLVR



· KM44C256CT/CLT/CSLT



- KM44C256CTR/CLTR/CSLTR



Pin Names	Pin Function
A ₀ -A ₈	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
DQ ₁ -DQ ₄	Data In/Data Out
Vcc	Power (+5V)
Vss	Ground
NC	No Connection
NL	No Lead



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to +7.0	ν
Voltage on Vcc Supply Relative to Vss	VDD	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4		Vcc+1	٧
Input Low Voltage	VIL	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Min Max	
Operating Current* (RAS and CAS, Address Cycling @tac=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	Icc1	- - -	70 65 60	mA mA mA
Standby Current (RAS=CAS=W=ViH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=Viн, RAS, Address Cycling @trc=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	lcca	-	70 65 60	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	lcc4	- - -	55 50 45	mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C256C KM44C256CL KM44C256CSL	Icc5	- - -	1 200 100	. mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	ICC6	- - -	70 65 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery back up Mode (CAS=CAS-Before-RAS Cycling or 0.2V, W=Vcc-0.2V or o.2V, Ao~A9= Vcc-0.2V or o.2V, Din=Vcc-0.2V, o.2V or OPEN: tRC=250µS, tras=tras min.~1µS)	KM44C256CL KM44C256CSL	ICC7	-	200 100	μ Α μ Α
Input Leakage Current (Any input $0 \le V_{IN} \le 6.5V$, all other pins not under	test=0 volts.)	lı(L)	-10	10	μA·
Output Leakage Current (Data out is disabled, 0≤	≤Voυτ≤Vcc)	lo(L)	-10	10	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Output High Voltage Level (Ioн=-5mA)	Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	V

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as average current. lcc1, lcc3, Address can be changed maximum two times while RAS=VIL, lcc4, Address can be changed maximum once during a Fast Page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	Cin1	-	6	ρF
Input Capacitance (RAS, CAS, W)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7	ρF

AC CHARACTERISTICS (0°C \leq Ta \leq 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

Parameter	Symbol		-6		-7		-8	I I a is	Mada
r di ainetei	Зупьог	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		175		195		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac	-	15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,10
CAS to output in Low-Z	toLz	0		0		0	7	ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	пѕ	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	пѕ	11
CAS to RAS precharge time	torp	5		5		5		ns	
Row address set-up time	tasa.	0		0		0		ns	
Row address hold time	trah	10	,,	10		10	,	ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	15		15		15		пѕ	
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	

AC CHARACTERISTICS (Continued)

	A		-6		-7	-8		Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	15		15		15		ns	
Write command hold time referenced to RAS	twcr	55		55		60		ns	6
Write command pulse width	twp	15		15		15		ns	
Write command to RAS lead time	trwL	15		15		15		ns	
Write command to CAS lead time	tcwL	15		15		15		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	tDH	15		15		15		ns	10
Data-in hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh period (Normal)	tref		8		8		8	ms	
Refresh period (Low power)	tref		64		64		64	ms	
Refresh period (Super Low power)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		45		45		ns	8
RAS to W delay time	tRWD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	15		15		15		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpr	20		25		30		ns	
Access time from CAS precharge	tcpa		35		35		40	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		85		90		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	. 80	100K	ns	
RAS hold time from CAS precharge	trhcp	40		45		50		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20		20	ns	
OE command hold time	toeh	15		20		20		ns	

NOTES

- An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.




NOTES (Continued)

- 5. Assumes that t_{RCD}≥t_{RCD}(max).
- 6. twcn, tohn are referenced to translemant.
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{wcs}, t_{RwD}, t_{cwD} and t_{AwD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{wcs}>t_{wcs}(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{cwD}≥ t_{cwD}(min), t_{RwD}≥t_{RWD}(min) and t_{AwD}≥t_{AwD}(min), then the cycle is a read-write cycle and the data output will contain the data read from
- the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAC}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

TIMING DIAGRAMS


READ CYCLE








WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)








READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE













RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

Note: \overline{W} , \overline{OE} , A = Don't care






HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE







DEVICE OPERATION

Device operation

The KM44C256C/CL/CSL contains 1,048,576 memory locations organzed as 262,144 four-bit words. Eighteen address bits are required to address a paricular 4-bit word in the memory array. Since the KM44C256C/CL-/CSL has only 9 address input pins,time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe $(\overline{\text{PAS}})$, the column address strobe $(\overline{\text{CAS}})$, and the valid row and column address inputs.

Operation of the KM44C256C/CL/CSL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C256C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tre) requirement.

RAS and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tras(min) and tcas(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, trap, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C256C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD(max), then the access time to valid data is specified by tRAC(min). However if CAS goes low after tRCD(max), or if the column address becomes valid after tRAD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max).

The KM44C256C/CL/CSL has common data I/O pins. For this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by to toea and toez

Write

The KM44C256C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The 4-bit wide data at the data input pin is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in he Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write timing requirements. This output enable input (\overline{OE}) must be low during the time defined by toeA and toeZ for data to appear at the outputs. If tcwD and tRwD are not met the output may contiain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the KM44C256C/CL/CSL's DQ pins.

Data Output

The KM44C256C/CL/CSL has a three-state output buffer which is controlled by $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. Whenever $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ is high(Vi-i), the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tcLz after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, trAc and tAA specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM44C256C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode



DEVICE OPERATION (Continued)

Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS only cycle.

Indeterminate Output State: Delayed Write (tcwb or triwb are not met)

Refresh

The data in the KM44C256C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8/64/128 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (Ao-As).

CAS-before-RAS Refresh: The KM44C256C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C256C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C256C/CL/CSL by using read, write or readmodify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle

begins as a CAS-before-RAS refresh operation. Then, if CAS is brought high and then low again while RAS is held low, the read and write operations are enabled. In this mode, the low address bits At through As are supplied by the on-chip refresh counter.

Fast Page Mode

The Fast page mode Provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. Then, while RAS is kept low to maintain the row address CAS is cycled to strobe in additional column addresses. This eliminates the time requried to set up and strobe sequential row addresses for the same page

Power-up

If $\overline{\text{RAS}}$ =Vss during power-up, the KM44C256C/CL/CSL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid ViH in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44C256C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C256-C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transisient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS



DEVICE OPERATION (Continued)

run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine patern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Voc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Voc to Vss voltage (measured at the device pins) should not exceed 500mV.


A high frequency 0.1 µF ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C256C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C256C/CL/CSL and they supply much of the current used by the KM44C256-C/CL/CSL during cycling.


In addition, a large tantalum capacitor with a value of 47μ F to 100μ F should be used for bulk decoupling to recharge the 0.1μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)











PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD




Units: Inches (millimeters)



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE






PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)

