Document Title

64Kx16 Bit High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Range.

Revision History

Rev. No.	<u>History</u>			<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Pr	eliminary.		Apr. 22th, 1995	Preliminary
Rev. 1.0	Release to final Data 1.1. Delete Prelimina			Feb. 29th, 1996	Final
Rev. 2.0	Update D.C paramete 2.1. Update D.C para Items Icc Isb Isb1		Updated spec. (12/15/17/20ns part) 190/185/185/180mA 25mA 8mA	Jul. 16th, 1996	Final
Rev. 3.0	ters as Commer 3.1.1. Add KM6 Range. 3.1.2. Add orde 3.1.3. Add the	trial Temperature	Jun. 2nd, 1997	Final	
Rev. 4.0	4.1. Delete 17ns Par	t		Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



64K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12, 15, 20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 25mA(Max.)

(CMOS): 8mA(Max.)

Operating KM6161002A - 12 : 190mA(Max.) KM6161002A - 15 : 185mA(Max.)

- Single 5.0V ±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation
 - No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- Data Byte Control : LB:I/O1~I/O8, UB:I/O9~I/O16
- · Standard Pin Configuration


KM6161002AJ: 44-SOJ-400 KM6161002AT: 44-TSOP2-400F

KM6161002A - 20: 180mA(Max.)

ORDERING INFORMATION

KM6161002A -12/15/20	Commercial Temp.
KM6161002AI -12/15/20	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM6161002A is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The KM6161002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control($\overline{\text{UB}}$, $\overline{\text{LB}}$). The device is fabricated using SAMSUNGs advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM6161002A is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A 0 - A 15	Address Inputs
WE	Write Enable
cs	Chip Select
ŌĒ	Output Enable
ĪB	Lower-byte Control(I/O1~I/O8)
ŪB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Paran	ieter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	VIN, VOUT -0.5 to 7.0		V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature Commercial		Та	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc + 0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	VIN = Vss to Vcc	-2	2	μΑ	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty	12ns	-	190	mA
		CS=VIL, VIN = VIH or VIL,	15ns	-	185	
		IOOT=UIIA	20ns	-	180	
Standby Current	Isb	Min. Cycle, CS =V⊮		-	25	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vın≥Vcc-0.2V or Vın≤0.2V		-	8	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	٧
Output High Voltage Level	Vон	IOH=-4mA		2.4	-	٧
	V OH1*	Iон1=-0.1mA		-	3.95	٧

NOTE: The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C1/0	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} NOTE : Capacitance is sampled and not 100% tested.



^{*} VIL(Min) = -2.0V a.c(Pulse Width≤10ns) for I≤20mA

^{**} ViH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20mA


^{*} Vcc=5.0V, Temp=25°C

AC CHARACTERISTICS(Ta=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS**


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & tOHz



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Cumbal	KM616	002A-12	KM6161002A-15		KM6161002A-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	UIII
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	toE	-	6	-	7	-	9	ns
UB, LB Access Time	tBA	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	6	0	7	0	9	ns
UB, LB Disable to High-Z Output	tBHZ	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.


WRITE CYCLE

Danamatan	Complete	KM6161002A-12		KM6161002A-15		KM6161002A-20		I I ia
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	twP1	12	-	15	-	20	-	ns
UB, LB Valid to End of Write	tsw	8	-	10	-	12	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	6	-	7	-	9	-	ns
Data Hold from Write Time	toh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

 $\textbf{TIMING WAVEFORM OF READ CYCLE(1)} \text{ (Address Controlled, } \overline{CS} = \overline{OE} = V\text{IL}, \overline{WE} = V\text{IH}, \overline{UB}, \overline{LB} = V\text{IL})$



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READCYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and toнz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL
- 4. At any given temperature and voltage condition, thz(Max.) is less than tuz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.


 6. Device is continuously selected with CS=VIL.

- 8. Por common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) $(\overline{OE} = Low \text{ fixed})$



TIMING WAVEFORM OF WRITE CYCLE(3) $(\overline{\text{CS}}=\text{Controlled})$



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
 A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. AS is measured from the address valid to the beginning of write.
 5. tWR is measured from the end of write to the address change. twn applied in case a write ends as CS or WE going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- 9. Dout is the read data of the new address.
- 10. When $\overline{ extsf{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	ĪΒ	ŪB	Mode	1/0	Pin	Summly Courses
Co	VVE	UE	LB	UB	Mode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Х	X*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
L	Н	L	L	Н	Read	D ouт	High-Z	Icc
			Н	L		High-Z	D ouт	
			L	L		D ouт	D ouт	
L	L	Х	L	Н	Write	Din	High-Z	Icc
			Н	L		High-Z	DIN	
			L	L		Din	DIN	

^{*} NOTE: X means Don t Care.



PACKAGE DIMENSIONS

44-SOJ-400 Units:millimeters/Inches

