

DS 3305 -2.0

SL2364

VERY HIGH PERFORMANCE TRANSISTOR ARRAYS

The SL2364 is an array of transistors internally connected to form a dual long-tailed pair with tail transistors. This is a monolithic integrated circuit manufactured on a very high speed bipolar process which has a minimum useable $f_{\rm T}$ of 2.5GHz, (typically 5GHz).

The SL2364 is in a 14 SO package and a high performance Dilmon encapsulation.

FEATURES

- Complete Dual Long-Tailed Pair in One Package
- Very High ft Typically 5 GHz
- Very Good Matching Including Thermal Matching

APPLICATIONS

- Wide Band Amplification Stages
- 140 and 560 MBit PCM Systems
- Fibre Optic Systems
- High Performance Instrumentation
- Radio and Satellite Communications




Fig. 1 Pin connections (top view)

ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed of the following conditions (unless otherwise stated): $T_{amb} = 22^{\circ}C \pm 2^{\circ}C$

CharacteristicsUnitsConditionMin.Typ.Max.UnitsCondition BV_{CBO} 1020V $I_c = 10\mu A$ LV_{CEO} 69V $I_c = 5mA$ BV_{EBO} 2.55.0V $I_E = 10\mu A$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{ c c c c c c c } BV_{CIO} & 16 & 40 & V & I_{C} = 10\mu A \\ h_{FE} & 50 & 80 & I_{C} = 8mA, V_{CE} = \\ f_{T} & 2.5 & 5 & GHz & I_{C} Tail) = 8mA, V_{CE} = \\ \Delta V_{BE} (See note 1) & 2 & 5 & mV & I_{C} Tail) = 8mA, V_{CE} = \\ \Delta V_{BE} / T_{AMB} & -1.7 & mV/^{\circ}C & I_{C} Tail) = 8mA, V_{CB} = 0 \\ C_{CB} & 0.5 & 0.8 & pF & V_{CB} = 0 \\ C_{CI} & 1.0 & 1.5 & pF & V_{CI} = 0 \\ \end{array} $	$V_{CE} = 2V$ $V_{CE} = 2V$

NOTE 1. ΔV_{BE} applies to | V_{BEQ3} - V_{BEQ4} | and | V_{BEQ5} - V_{BEQ6} |

TYPICAL CHARACTERISTICS




Fig. 3 Chip temperature

ABSOLUTE MAXIMUM RATINGS

Maximum individual transistor dissipation 200mW

Storage temperature -55° C to + 150°CMaximum junction temperature+ 150°CPackage thermal resistance (°C/W):Chip to case45 (MP14)Object to ambient123 (MP14)120 (DC14)VCBO = 10V, VEBO = 2 5V VCEO = 6V. VCIO = 15VIC (any one transistor) = 20mA

The substrate should be connected to the most negative point of the circuit to maintain electrical isolation between the transistors.