# Am25LS2568/Am25LS2569

Four-Bit Up/Down Counters with Three-State Outputs

### DISTINCTIVE CHARACTERISTICS

- 4-bit synchronous counter, synchronously programmable
- Both synchronous and asynchronous clear inputs
- Three-state counter outputs interface directly with bus organized systems
- Internal look-ahead carry logic and two count enable lines for high speed cascaded operation
- · Ripple carry output for cascading
- Clock carry output for convenient modulo configuration
- Fully buffered outputs
- Second sourced as the 54LS/74LS568 and LS569
- Advanced Low-Power Schottky technology

# **GENERAL DESCRIPTION**

The Am25LS2568 and Am25LS2569 are programmable up/down BCD and Binary counters respectively with three-state outputs for bus organized systems. All functions except output enable (OE) and asynchronous clear (ACLR) occur on the positive edge of the clock input (CP).

With the LOAD input LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Counting is enabled only when CEP and CET are LOW and LOAD is HIGH. The up-down input (U/D) controls the direction of count, HIGH counts up and LOW counts down. Internal look-ahead carry logic and an active LOW ripple carry output (RCO) allows for high-speed counting


and cascading. During up-count, the  $\overline{\text{RCO}}$  is LOW at binary 9 for the LS2568 (binary 15 for the LS2569) and upon down-count, it is LOW at binary 0. Normal cascaded operations require only the  $\overline{\text{RCO}}$  to be connected to the succeeding block at  $\overline{\text{CET}}$ . When counting, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse and only when  $\overline{\text{RCO}}$  is LOW. Two active LOW reset lines are available, synchronous clear ( $\overline{\text{SCLR}}$ ) and a master reset asynchronous clear ( $\overline{\text{ACLR}}$ ). The output control ( $\overline{\text{OE}}$ ) input forces the counter output into the high-impedance state when HIGH and when LOW, the counter outputs are enabled.

## **BLOCK DIAGRAM.**

### Am25LS2568 (BCD)


# SCLIR VIDE CET VIDE C


### Am25LS2569 (BINARY)



03622B

# **CONNECTION DIAGRAM Top View**







Note: Pin 1 is marked for orientation

# LOGIC SYMBOL

# METALLIZATION AND PAD LAYOUT Am25LS2568






DIE SIZE 0.087" x 0.103"

# ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



BCD and Binary Counters

Valid Con	nbinations
Am25LS2568/ Am25LS2569	DC, DCB, DM, DMB FM, FMB LC, LM, LMB PC, PCB XC, XM

# **Valid Combinations**

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

## PIN DESCRIPTION

Pin No.	Name	1/0	Description
3, 4, 5, 6	A, B, C, D		The four programmable data inputs.
7	CEP	1	Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. CEP must be LOW to count.
12	CET	ı	Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count.
2	CP	- 1	Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock.
11	LOAD	1	Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.
1	U/D	Ι	Up/Down Count Control. HIGH counts up and LOW counts down.
8	ACLR	ı	Asynchronous Clear. Master reset of counters to zero when ACLR is LOW, independent of the clock.
9	SCLR	ı	Synchronous clear of counters to zero on the next clock edge when SCLR is LOW.
17	<u>DE</u>	ı	A HIGH on the output control sets the four counter outputs in the high-impedance, and a LOW enables the output.
16, 15 14, 13	YA, YB, YC, YD	0	The four counter outputs.
19	RCO	0	Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, RCO is LOW at 0000.
18	cco	0	Clock Carry Output. While counting and RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

# Am25LS2568/2569 **FUNCTION TABLE**

	INPUTS										OUTPUTS							
MODE	LOAD	CEP	CET	U/D̄	ASYNC CLEAR	SYNC CLEAR	ŌĒ(1)	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	СР	Qo	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	RC	CLOCK
Clear (ASYNC)	X	X	X	1 0	0	X X	0	X	X	X	X	×	0	0	0	0	1 0	1 (2)
Clear (SYNC)	×	×	X	1 0	1 1	0	0	X	X	X	X	1	0	0	0	0	1	1 (2)
Load	0 0	X X X	1 0 0	X 0 1	1 1 1	1 1 1	0 0 0	X 0 1	X 0 1	X 0 1	X 0 1(3)	1 1	0	Q <sub>n</sub> = 0 1	= D <sub>n</sub> 0 1	0 1(3)	1 0 0	1 1 (2) 1 (2)
Count Up	1	0	0	1	1	1	0	Х	Х	X	Х	1		Qn	+1		(4)	(5)
Count Down	1	0	0	0	1	1	0	X	Х	Х	Х	1		Qn	- 1		(6)	(5)
Inhibit	1 1 1	0 1 1	1 0 1	X X X	1 1 1	1 1 1	0 0 0	X X X	X X X	×××	X X X	1 1 1		N. N.	C.		N.C. N.C. N.C.	1 1 1
Output Disable	х	х	х	х	×	х	1	х	×	х	х	x	z	Z,	z	z	N.C.	N.C.

 $\begin{array}{l} \uparrow = CLOCK\ LOW\mbox{-to-HIGH}\ transition \\ X = Don't\ Care \\ D_n = D_0\ thru\ D_3\ input\ level\ prior\ to\ clock\ transition \end{array}$ 

 $Q_{n+1}$  = Next higher count in binary sequence  $Q_{n-1}$  = Next lower count in binary sequence N.C. = No change

Notes: 1. Register performs all correct logic for any state of  $\overline{OE}$ , but  $\overline{OE} = 0$  to view outputs. 2. Follows CLOCK if CET = CEP = 0, otherwise remains HIGH.

- Tollows CLOCK in CLT CCT C, details find its reached, otherwise remains HIGH.
   LOW for one full CLOCK cycle when maximum count is reached, otherwise remains HIGH.
   LOW for one full CLOCK cycle when minimum count is reached, otherwise remains HIGH.

# ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V <sub>CC</sub> max
DC Input Voltage0.5V to + 7.0V
DC Output Current, Into Outputs30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices Temperature	
Military (M) Devices Temperature Supply Voltage Operating ranges define those limit ality of the device is guaranteed.	+ 4.5V to + 5.5V

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	nrs Description Tes			itions (No	te 2)		Min	Typ (Note 1)	Max	Units
arameters		<del>                                     </del>	T	MIL, IOH = - 1.0mA			2.4	3.4		
		V <sub>CC</sub> = MIN	Yi	COM'L, IC	COM'L, 10H = -2.6mA			3.2		
VoH	Output HIGH Voltage	VIN - VIH	RCO.			MIL	2.5	3.4		Volts
-011		or V <sub>IL</sub>	CCO,	IOH = -44	0μΑ	COM'L	2.7	3.4		
				I <sub>OL</sub> = 4.0n	1A				0.4	
VOL	Output LOW Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IH</sub> or	VII	I <sub>OL</sub> = 8.0n					0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts		
		2	MIL MIL						0.7	Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs.			N'L			0.8	Voit	
Vı	Input Clamp Voltage	V <sub>CC</sub> = MIN, I	N = - 18	mA					-1.5	Volt
<u>'</u> !		ACLR, OE, U/D, LOAD			LOAD			-0.3		
	Input LOW Current	V <sub>CC</sub> = MAX,		A, B, C, D, CP, CEP					-0.4	mA
lլլ.		V <sub>IN</sub> = 0.4V	CET, SCLA					-0.65	L	
L	Input HIGH Current	V <sub>CC</sub> = MAX,	V <sub>IN</sub> = 2.	7V					20	μΑ
<u>ін</u>	Input HIGH Current	V <sub>CC</sub> = MAX,	V <sub>IN</sub> = 7.0	0V					0.1	mA
<u> </u>	<del>                                     </del>	100		VO = 0.4\	,				- 20	
łoz	Off-State (High-Impedance) Output Current	V <sub>CC</sub> = MAX		V <sub>O</sub> = 2.4\	/				20	μΑ
lsc	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX					-15		-85	m/
Icc	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX 25°C ambient and maximum loading.						28	43	mA

# SWITCHING CHARACTERISTICS ( $T_A = +25$ °C, $V_{CC} = 5.0V$ )

Parameters	Description	ı	Test Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Q1-11 - A	D; Load = LOW		Í	12	18	
tpHL	- Clock to Any t	J; LORIO ≖ LUW			14	21	ns
t <sub>PLH</sub>	Clasti As Asia	o. Tard - UICU	1 1		12	18	
t <sub>PHL</sub>	Clock to Any (	Q; Load = HIGH			14	21	ns
t <sub>PLH</sub>	OFT FEE				11	16	ns
t <sub>PHL</sub>	TOE IS PICO	<u> </u>			6	10	118
t <sub>PLH</sub>	11/5 A 1850		] [		15	23	ns
t <sub>PHL</sub>	70/0 % 400				13	20	113
tpLH	OL 14 1975				24	35	ns
tpHL	Clock to HCO	Clock to FCO  Clock to CCC			18	26	] "
tpLH	OL -1 to CYC/X				10	15	
tpHL	Clock to Clock		1		10 15	15	ns
tpLH	APP ACT		C <sub>L</sub> = 15pF		10	15	
tpHL	CET or CEP THE DOO		R <sub>L</sub> = 2.0kΩ		17	25	ns
t <sub>PLH</sub>	ACLR to Any O				N.A.	N.A.	
tphL					17	26	ns
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		A, B, C, D	1	22			
		SCLR		20			
ts	Set-up	Load		30			ns
J		U/D		30			1
		CET, CEP	1	25			1
ts	SCLR Recover	y (inactive) to Clock	1	30			ns
th	Data Hold		1 [	0			ns
fmax	Maximum Cloc	k Frequency (Note 1)	1	(25)	40		MHz
t <sub>pw</sub>	Clock Pulse W	idth	1 [	25			ns
t <sub>PZH</sub>	<b>∞</b>	SCLR Load U/D CET, CEP SCLR Recovery (inactive) to Clock Data Hold Maximum Clock Frequency (Note 1) Clock Pulse Width	1 1			11	
tpzL	OE to Any Q; Enable					19	ns
t <sub>PHZ</sub>	*** · · ·	S: 11:	C <sub>L</sub> = 5.0pF			18	
tpLZ	- ŌĒ to Any Q;	Disable	R <sub>L</sub> = 2.0kΩ	,,		24	ns


Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

			COMM	ERCIAL	MILIT	ARY	-
Parameters			Am	25LS	Am2	5LS	
	Description	Test Conditions	Min	Max	Min	Min Max	
lPLH				22		24	
PHL	Clock to Any Q; Load = LOW			29		35	ns
PLH				22		24	ns
PHL	Clock to Any Q; Load = HIGH			29		35	113
tPLH				18		19	l ns
PHL	CET to RCO			17	<b>_</b>	21	1113
PLH				26		28	ns ns ns
PHL	U/D to RCO			26		30	
PLH				39		40	
IPHL	Clock to RCO			34		39	
PLH				17	L	18	
PHL	Clock to CCO			22	<u> </u>	27	
t <sub>PLH</sub>		$C_L = 50 pF$ $R_L = 2.0 K\Omega$		16		17	
t <sub>PHL</sub>	CET or CEP to CCO	R <sub>L</sub> = 2.0KΩ		36		45	
tPLH				N.A.		N.A.	l ns
tPHL	ACLR to Any Q			37		45	113
	A, B, C, D		29		35		_
	SCLR		25		30		_
ts	Set-up Load		38		45		ns
•8	υ/δ		38	ļ	45		
	U/D CET, CEP		33		40		
t <sub>s</sub>	SCLR Recovery (inactive) to Clock		39		50	ļ	ns
th	Data Hold		0	ļ	5		ns
f <sub>max</sub>	Maximum Clock Frequency (Note 1)		(20	1	(18	<u> </u>	MH
lpw	Clock Pulse Width		31		37		ns
t <sub>ZH</sub>			L.,	16		20	ns
tzL	OE to Any Q; Enable			26		34	TIE TIE
tHZ		C <sub>L</sub> = 5.0pF R <sub>L</sub> = 2.0KΩ		20	<u> </u>	22	
t <sub>LZ</sub>	OE to Any Q; Disable	$R_L = 2.0 K\Omega$		30		36	ns

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9. N.A. not applicable.

# Am25LS2568/2569 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000270

Note: Actual current flow direction shown.