

**Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for Color Cameras**

**Description**

The ICX267AK is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array and 1.45M effective pixels. Progressive scan allows all pixels' signals to be output independently. Also, the adoption of high frame rate readout mode supports 30 frames per second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.



This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.

**Features**

- Progressive scan allows individual readout of the image signals from all pixels.
- High horizontal and vertical resolution (both approx. 800TV-lines) still image without a mechanical shutter.
- Supports high frame rate readout mode (effective 512 lines output, 30 frames/s)
- Square pixel
- Horizontal drive frequency: 28.636MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High resolution, high color reproductivity, high sensitivity, low dark current
- Low smear, excellent antiblooming characteristics
- Continuous variable-speed shutter

**Device Structure**

- Interline CCD image sensor
- Image size: Diagonal 8mm (Type 1/2)
- Total number of pixels: 1434 (H) × 1050 (V) approx. 1.50M pixels
- Number of effective pixels: 1392 (H) × 1040 (V) approx. 1.45M pixels
- Number of active pixels: 1360 (H) × 1024 (V) approx. 1.40M pixels (7.959mm diagonal)
- Chip size: 7.60mm (H) × 6.20mm (V)
- Unit cell size: 4.65μm (H) × 4.65μm (V)
- Optical black: Horizontal (H) direction: Front 2 pixels, rear 40 pixels  
Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 20  
Vertical 3
- Substrate material: Silicon



**Optical black position (Top view)**

**WfineCCD®**


\* Wfine CCD is a registered trademark of Sony Corporation.

Represents a CCD adopting progressive scan, primary color filter and square pixel.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram and Pin Configuration**

(Top View)



**Pin Description**

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	$V\phi_1$	Vertical register transfer clock	11	$V_{DD}$	Supply voltage
2	$V\phi_{2A}$	Vertical register transfer clock	12	GND	GND
3	$V\phi_{2B}$	Vertical register transfer clock	13	$\phi_{SUB}$	Substrate clock
4	$V\phi_3$	Vertical register transfer clock	14	NC	
5	NC		15	$C_{SUB}$	Substrate bias*1
6	NC		16	NC	
7	GND	GND	17	$V_L$	Protective transistor bias
8	NC		18	$\phi_{RG}$	Reset gate clock
9	GND	GND	19	$H\phi_1$	Horizontal register transfer clock
10	$V_{OUT}$	Signal output	20	$H\phi_2$	Horizontal register transfer clock

\*1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1 $\mu$ F.

## Absolute Maximum Ratings

Item		Ratings	Unit	Remarks
Against $\phi$ SUB	$V_{DD}$ , $V_{OUT}$ , $\phi$ RG – $\phi$ SUB	–40 to +10	V	
	$V\phi_{2A}$ , $V\phi_{2B}$ – $\phi$ SUB	–50 to +15	V	
	$V\phi_1$ , $V\phi_3$ , $V_L$ – $\phi$ SUB	–50 to +0.3	V	
	$H\phi_1$ , $H\phi_2$ , GND – $\phi$ SUB	–40 to +0.3	V	
	$C_{SUB}$ – $\phi$ SUB	–25 to	V	
Against GND	$V_{DD}$ , $V_{OUT}$ , $\phi$ RG, $C_{SUB}$ – GND	–0.3 to +18	V	
	$V\phi_1$ , $V\phi_{2A}$ , $V\phi_{2B}$ , $V\phi_3$ – GND	–10 to +18	V	
	$H\phi_1$ , $H\phi_2$ – GND	–10 to +15	V	
Against $V_L$	$V\phi_{2A}$ , $V\phi_{2B}$ – $V_L$	–0.3 to +28	V	
	$V\phi_1$ , $V\phi_3$ , $H\phi_1$ , $H\phi_2$ , GND – $V_L$	–0.3 to +15	V	
Between input clock pins	Voltage difference between vertical clock input pins	to +15	V	*1
	$H\phi_1$ – $H\phi_2$	–16 to +16	V	
	$H\phi_1$ , $H\phi_2$ – $V\phi_3$	–16 to +16	V	
Storage temperature		–30 to +80	°C	
Operating temperature		–10 to +60	°C	

\*1 +24V (Max.) when clock width < 10 $\mu$ s, clock duty factor < 0.1%.

+16V (Max.) is guaranteed for turning on or off power supply.

**Bias Conditions**

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Power Supply voltage	V <sub>DD</sub>	14.55	15.0	15.45	V	
Protective transistor bias	V <sub>L</sub>	*1				
Substrate clock	φ <sub>SUB</sub>	*2				
Reset gate clock	φ <sub>RG</sub>	*2				

\*1 V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same power supply as the V<sub>L</sub> power supply for the V driver should be used.

\*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

**DC Characteristics**


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Power supply current	I <sub>DD</sub>		7.7		mA	

**Clock Voltage Conditions**


Item	Symbol	Min.	Typ.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	V <sub>VT</sub>	14.55	15.0	15.45	V	1	
Vertical transfer clock voltage	V <sub>VH02A</sub>	-0.05	0	0.05	V	2	V <sub>VH</sub> = V <sub>VH02A</sub>
	V <sub>VH1</sub> , V <sub>VH2A</sub> , V <sub>VH2B</sub> , V <sub>VH3</sub>	-0.2	0	0.05	V	2	
	V <sub>VL1</sub> , V <sub>VL2A</sub> , V <sub>VL2B</sub> , V <sub>VL3</sub>	-8.4	-8.0	-7.6	V	2	V <sub>VL</sub> = (V <sub>VL1</sub> + V <sub>VL3</sub> )/2
	V <sub>φ1</sub> , V <sub>φ2A</sub> , V <sub>φ2B</sub> , V <sub>φ3</sub>	7.6	8.0	8.4	V	2	
	V <sub>VL1</sub> - V <sub>VL3</sub>			0.1	V	2	
	V <sub>VHH</sub>			0.9	V	2	High-level coupling
	V <sub>VHL</sub>			1.3	V	2	High-level coupling
	V <sub>VLH</sub>			1.0	V	2	Low-level coupling
	V <sub>VLL</sub>			0.9	V	2	Low-level coupling
Horizontal transfer clock voltage	V <sub>φH</sub>	4.75	5.0	5.25	V	3	
	V <sub>H</sub> L	-0.05	0	0.05	V	3	
Reset gate clock voltage	V <sub>φRG</sub>	3.0	3.3	5.5	V	4	
	V <sub>RGLH</sub> - V <sub>RGLL</sub>			0.4	V	4	Low-level coupling
	V <sub>RGL</sub> - V <sub>RGLm</sub>			0.5	V	4	Low-level coupling
Substrate clock voltage	V <sub>φSUB</sub>	22.15	23.0	23.85	V	5	

**Clock Equivalent Circuit Constant**


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Capacitance between vertical transfer clock and GND	$C\phi V1$		2200		pF	
	$C\phi V2A$		3300		pF	
	$C\phi V2B$		3300		pF	
	$C\phi V3$		3300		pF	
Capacitance between vertical transfer clocks	$C\phi V12A, C\phi V2B1$		1200		pF	
	$C\phi V2A3, C\phi V32B$		1200		pF	
	$C\phi V13$		2200		pF	
Capacitance between horizontal transfer clock and GND	$C\phi H1, C\phi H2$		47		pF	
Capacitance between horizontal transfer clocks	$C\phi HH$		100		pF	
Capacitance between reset gate clock and GND	$C\phi RG$		8		pF	
Capacitance between substrate clock and GND	$C\phi SUB$		680		pF	
Vertical transfer clock series resistor	$R1$		36		$\Omega$	
	$R2A, R3$		56		$\Omega$	
	$R2B$		56		$\Omega$	
Vertical transfer clock ground resistor	$R_{GND}$		30		$\Omega$	
Horizontal transfer clock series resistor	$R\phi H$		15		$\Omega$	
Reset gate clock series resistor	$R\phi RG$		20		$\Omega$	



**Vertical transfer clock equivalent circuit**




**Horizontal transfer clock equivalent circuit**



**Reset gate clock equivalent circuit**


Drive Clock Waveform Conditions

(1) Readout clock waveform



Note) Readout clock is used by composing vertical transfer clocks \$V\_{\phi 2A}\$ and \$V\_{\phi 2B}\$.

(2) Vertical transfer clock waveform



$$V_{VH} = V_{VH02A}$$

$$V_{VL} = (V_{VL01} + V_{VL03})/2$$

$$V_{VL3} = V_{VL03}$$


$$V_{\phi V1} = V_{VH1} - V_{VL01}$$

$$V_{\phi V2A} = V_{VH02A} - V_{VL2A}$$

$$V_{\phi V2B} = V_{VH02B} - V_{VL2B}$$


$$V_{\phi V3} = V_{VH3} - V_{VL03}$$

**(3) Horizontal transfer clock waveform**



Cross-point voltage for the Hφ<sub>1</sub> rising side of the horizontal transfer clocks Hφ<sub>1</sub> and Hφ<sub>2</sub> waveforms is V<sub>CR</sub>. The overlap period for t<sub>wh</sub> and t<sub>wl</sub> of horizontal transfer clocks Hφ<sub>1</sub> and Hφ<sub>2</sub> is two.

**(4) Reset gate clock waveform**



V<sub>RGLH</sub> is the maximum value and V<sub>RGLL</sub> is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, V<sub>RGL</sub> is the average value of V<sub>RGLH</sub> and V<sub>RGLL</sub>.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming V<sub>RGH</sub> is the minimum value during the interval t<sub>wh</sub>, then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

Negative overshoot level during the falling edge of RG is V<sub>RGLm</sub>.

**(5) Substrate clock waveform**



**Clock Switching Characteristics**

Item	Symbol	twh			twl			tr			tf			Unit	Remarks	
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.			
Readout clock	V <sub>T</sub>	3.2	3.4						0.5			0.5		μs	During readout	
Vertical transfer clock	V <sub>φ1</sub> , V <sub>φ2A</sub> , V <sub>φ2B</sub> , V <sub>φ3</sub>										15		450	ns	*1	
Horizontal transfer clock	During imaging	H <sub>φ1</sub>	10	12.5		10	12.5			5	7.5		5	7.5	ns	*2
		H <sub>φ2</sub>	10	12.5		10	12.5			5	7.5		5	7.5		
	During parallel-serial conversion	H <sub>φ1</sub>								0.01			0.01		μs	
		H <sub>φ2</sub>								0.01			0.01			
Reset gate clock	φRG	4	8			24			2		2			ns		
Substrate clock	φSUB		3.9							0.5			0.5	μs	During drain charge	

\*1 When vertical transfer clock driver CXD1267AN × 2 is used.

\*2  $t_f \geq t_r - 2\text{ns}$ , and the cross-point voltage (V<sub>CR</sub>) for the H<sub>φ1</sub> rising side of the H<sub>φ1</sub> and H<sub>φ2</sub> waveforms must be at least V<sub>φH</sub>/2 [V].

Item	Symbol	two			Unit	Remarks
		Min.	Typ.	Max.		
Horizontal transfer clock	H <sub>φ1</sub> , H <sub>φ2</sub>	8	10		ns	

**Spectral Sensitivity Characteristics** (excludes lens characteristics and light source characteristics)






Image Sensor Characteristics


(Ta = 25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Measurement method	Remarks	
G sensitivity	Sg	320	400		mV	1	1/30s accumulation	
Sensitivity comparison	R	Rr	0.4	0.55	0.7		1	
	B	Rb	0.3	0.45	0.6		1	
Saturation signal	Vsat	450			mV	2	Ta = 60°C Progressive scan readout mode	
	Vsat2	380			mV	2		High frame rate readout mode
	Vsat4	380			mV	2		High frame rate readout two pixels addition*1
Smear	Sm		0.001	0.0025	%	3	Progressive scan readout, high frame rate readout two pixels addition	
			0.002	0.005	%	3	High frame rate readout mode	
Video signal shading	SHg			20	%	4	Zone 0 and I	
				25	%	4	Zone 0 to I'	
Uniformity between video signal channels	ΔSrg			8	%	5		
	ΔSbg			8	%	5		
Dark signal	Ydt			8	mV	6	Ta = 60°C, 15 frames/s	
Dark signal shading	ΔYdt			2	mV	7	Ta = 60°C, 15 frames/s*2	
Line crawl G	Lcg			3.8	%	8		
Line crawl R	Lcr			3.8	%	8		
Line crawl B	Lcb			3.8	%	8		
Lag	Lag			0.5	%	9		


\*1 Vsat4 is the saturation signal amount at two pixels addition, and it is 190mV per one pixel. V<sub>SUB</sub> internal generation value ensures 190mV per one pixel of the saturation signal amount in high frame rate two pixels addition mode.

\*2 Eliminates the dark signal shading in the vertical direction by the high-speed transfer of the vertical register.

**Zone Definition of Video Signal Shading**




**Measurement System**



**Note)** Adjust the amplifier gain so that the gain between [\*A] and [\*B], and between [\*A] and [\*C] equals 1.

**Image Sensor Characteristics Measurement Method**

◎ **Color coding and readout of this image sensor**



The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement).

Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.


**Color Coding Diagram**

All pixel signals are output successively in a 1/15s period.

The R signal and Gr signal lines and the Gb signal and B signal lines are output successively.

## ◎ Readout modes

The diagram below shows the output methods for the following three readout modes.



### 1. Progressive scan mode

In this mode, all pixels signals are output in non-interlace format in 1/15s.

The vertical resolution is approximately 800 TV-lines and all pixels signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

### 2. High frame rate readout mode

All effective areas are scanned in approximately 1/30s by reading out two out of four lines (3rd and 4th lines, 7th and 8th lines). The vertical resolution is approximately 400 TV-lines.

This readout mode emphasizes processing speed over vertical resolution.

### 3. High frame rate readout two pixels addition mode

All effective areas are scanned in approximately 1/30s by reading out two out of four lines (3rd and 4th lines, 7th and 8th lines), and by reading out two out of the remaining four lines (1st and 2nd lines, 5th and 6th lines) after shifting the vertical register by 2 bits, and adding them in the vertical register.

### ◎ Measurement conditions

- 1) In the following measurements, the device drive conditions are at the typical values of the progressive scan mode, bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb signal output or the R/B signal output of the measurement system.

### ◎ Definition of standard imaging conditions

- 1) Standard imaging condition Ⅰ  
Use a pattern box (luminance: 706cd/m<sup>2</sup>, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
- 2) Standard imaging condition Ⅱ:  
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. G sensitivity, sensitivity comparison

Set to standard imaging condition Ⅰ. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs ( $V_{Gr}$ ,  $V_{Gb}$ ,  $V_R$  and  $V_B$ ) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas.

$$V_G = (V_{Gr} + V_{Gb})/2$$

$$S_g = V_G \times \frac{100}{30} \text{ [mV]}$$

$$R_r = V_R/V_G$$

$$R_b = V_B/V_G$$

#### 2. Saturation signal

Set to standard imaging condition Ⅰ. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

#### 3. Smear

Set to standard imaging condition Ⅰ. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output ( $G_{ra}$ ,  $G_{ba}$ ,  $R_a$ ,  $B_a$ ), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $V_{sm}$  [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

$$S_m = V_{sm} \div \frac{G_{ra} + G_{ba} + R_a + B_a}{4} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [%]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition Ⅰ. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum (Grmax [mV]) and minimum (Grmin [mV]) values of the Gr signal output and substitute the values into the following formula.

$$SHg = (Gr_{max} - Gr_{min})/150 \times 100 [\%]$$

5. Uniformity between video signal channels

After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of the R signal and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of the B signal, and substitute the values into the following formulas.

$$\Delta Srg = (R_{max} - R_{min})/150 \times 100 [\%]$$

$$\Delta Sbg = (B_{max} - B_{min})/150 \times 100 [\%]$$

6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading

After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vd_{max} - Vd_{min} [mV]$$

8. Line crawl


Set to standard imaging condition Ⅰ. Adjusting the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G and B filters and measure the difference between G signal lines ( $\Delta G_{lr}$ ,  $\Delta G_{lg}$ ,  $\Delta G_{lb}$  [mV]) as well as the average value of the G signal output ( $G_{ar}$ ,  $G_{ag}$ ,  $G_{ab}$ ). Substitute the values into the following formula.

$$Lci = \frac{\Delta G_{li}}{G_{ai}} \times 100 [\%] \quad (i = r, g, b)$$


9. Lag

Adjust the Gr signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

$$Lag = (Vlag/150) \times 100 [\%]$$




Drive Circuit



- 14 -


**Note)** Substrate bias control

1. Connect the ground resistor (VR1) shown below to the Csub pin by each readout mode in order to secure the saturation signal described on the image sensor characteristics.
  - Progressive scan readout mode : 2.0kΩ
  - High frame rate readout mode : 3.8kΩ
  - High frame rate 2 pixels addition mode: Ground resistor should not be connected.
2. If the substrate bias control signal is set to high level, and the ground resistor (VR1) connected to Csub pin is not grounded at 55ms before the exposure time starts because  $t_f$  is late, the internal generation voltage ( $V_{SUB}$ ) may not fall enough. Substrate bias adjustment control signal  $V_{SUB}$  Cont.




Sensor Readout Clock Timing Chart

Progressive Scan Mode  
Progressive Scan Mode (With high-speed sweep)



Sensor Readout Clock Timing Chart High Frame Rate Readout Mode









Drive Timing Chart (Vertical Sync)

Progressive Scan Mode




Drive Timing Chart (Vertical Sync)

High Frame Rate Readout Mode




Drive Timing Chart (Vertical Sync)

High Frame Rate Readout Two Pixels Addition Mode




Drive Timing Chart (Vertical Sync)


Progressive Scan Mode (With high-speed sweep)




Drive Timing Chart (Horizontal Sync) Progressive Scan Mode



Drive Timing Chart (Horizontal Sync) High Frame Rate Readout Mode




Drive Timing Chart (Horizontal Sync) High Frame Rate Readout Two Pixels Addition Mode






Drive Timing Chart (Horizontal Sync) Progressive Scan Mode (With high-speed sweep) (Refer to "a" on page 21.)



Drive Timing Chart (Horizontal Sync) Progressive Scan Mode (With high-speed sweep) (Refer to "b" on page 21.)



## Notes on Handling

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.  
Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

### 4) Installing (attaching)

- a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




- b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the lead bend repeatedly and the metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyano-acrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) The brown stain may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.




The cross section of lead frame can be seen on the side of the package for structure A.

Package Outline

Unit: mm

20 pin DIP



PACKAGE STRUCTURE

PACKAGE MATERIAL	Plastic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.95g
DRAWING NUMBER	AS-B6-04(E)

1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference.
3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
4. The center of the effective image area relative to "B" and "B'" is (H, V) = (6.9, 6.0) ± 0.075mm.
5. The rotation angle of the effective image area relative to H and V is ± 1°.
6. The height from the bottom "C" to the effective image area is 1.41 ± 0.10mm. The height from the top of the cover glass "D" to the effective image area is 1.49 ± 0.15mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
8. The thickness of the cover glass is 0.5mm, and the refractive index is 1.5.
9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.