

Data Sheet

SST 28PC040 5.0V-only 4 Megabit PCMCIA Interface EEPROM

June 1997



Features:

Single 5.0-Volt Read and Write	Single 5.0-Volt Read and Write Operations											
CMOS SuperFlash EEPROM T	echnolo	ogy										
Endurance: 250,000 Cycles (typical)												
Greater than 100 Years Data Retention												
Memory Organization:												
512K x 8/1M x 4 PCMCIA Common Memory												
1K x 8/2K x 4 Attribute Memo	1K x 8/2K x 4 Attribute Memory for User											
Alterable PCMCIA Attribute M	emory											
Low Power Consumption:												
Active Current:	15 mA	(typical)										
Standby Current:	5 µA	(typical)										
Fast Sector Erase/Byte Progra	m Oper	ration										
Byte Program Time:	30 µs	(typical)										
Sector Erase Time:	60 µs	(typical)										
Complete Memory Rewrite:	15 sec	(typical)										
Fast Access Time: 150 and 250) ns											

Product Description

The 28PC040 is organized as a 512K x 8 (bits) common memory array plus a 1K x 8 attribute memory array. The attribute memory can be accessed by asserting REG# or issuing an Enable_Attribute command. Either one nibble or two nibbles in a byte can be read in one cycle with internal decoding of CEL#, CEH#, and HB. The 28PC040 must be configured as a pair per 1Mbyte of PCMCIA application memory. Each byte in the PCMCIA memory map consists of two nibbles, one from each 28PC040 in the pair.

Each 28PC040 has 4M bits of common memory and 8K bits of attribute memory and is manufactured using SST's proprietary, high performance CMOS SuperFlash EEPROM Technology. The split gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternative approaches. The 28PC040 erases and programs with a 5.0 volt only power supply.

Figure 1 shows the functional blocks of the 28PC040, and shows the memory map consisting of common memory array and the attribute memory array. Figure 2 shows the pin assignments for the TSOP package. Pin description and operation modes are described in Tables 1 through 6.

Device Operation

Commands are used to initiate the memory φ erations functions of the device. Commands are written to the device using standard microprocessor write sequences. The device is selected by applying the proper input levels to CS₀ and CS₁ (see Table 2A). A command is written by asseting WE# low while keeping CEL# or CEH# low. The address bus is latched on the falling edge of WE#, CEL#, or CEH#, whichever occurs last. The data bus is latched on the rising edge of WE# or CEL#, whichever occurs first. Note, during the software data protection sequence the address are latched on the rising edge of OE# or CEL#, whichever occurs first.

Memory Map

The 28PC040 consists of two memory arrays: the common memory and the attribute memory. The common memory consists of 1M-nibbles and is used for storing data, program codes and other user files. The total available attribute memory is 2K nibbles. The selection between the common and attribute memory maps is controlled by the REG# pin. When REG# is high, the common memory is active. Alternatively, the attribute memory can be accessed through an Enable_Attribute command, which enables the attribute memory access independent of REG#.

^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



Two sectors of the attribute memory are used to store the map of nonconforming sectors. Refer to Table 9 for details. A maximum of zero nonconforming attribute memory sectors and five nonconforming common memory sectors are alowed when the 28PC040 is shipped.

Command Definitions

Table 7 contains a command list and a brief summary of the commands. The following is a detailed description of the operations initiated by each command.

Sector_Erase Operation

The Sector_Erase operation erases all byte within a sector and is initiated by a setup command and an execute command. A sector contains 512 nbbles. This sector erasability enhances the flexibility and usefulness of the 28PC040, since most applications only need to change a small number of bytes or sectors, not the entire chip.

The setup command is performed by writing 22H to the device. To execute the Sector_Erase φ -eration, the execute command (DDH) must be written to the device. The erase operation begins with the rising edge of the WE# pulse and terminates with the Reset command. The device has an internal timer that will terminate the erase (into the read mode) after T_{SE} if no Reset command has been sent. The end of Erase can be detæmined using either Data# Polling, Toggle Bit or Successive Reads detection methods. See Figure 9 for timing waveforms.

The two-step sequence of setup command folowed by an execute command ensures that only memory contents within the addressed sector are erased and other sectors are not inadvertently erased.

Erase_Verify

The Erase_Verify operation is initiated by writing a single command (AAH). The address bus is latched on the falling edge of WE#, CEL#, or CEH#, whichever occurs last. The Erase_Verify is used only to verify that the device has erased prior to programming. The Erase_Verify uses an internal reference level to provide extra margin compared to normal read levels for "FF" data. This operation automatically resets after reading the byte.

Sector_Erase Flowchart Description

Fast and reliable erasing of the memory contents within a sector is accomplished by following the algorithmic sector erase flowchart as shown in Figure 20. The Sector_Erase operation will terminate after a maximum of 2 ms, if not interrupted. After the initial 40 µs of erase time, a Reset command can be executed to terminate the erase operation followed by an Erase Verify operation to assure complete erasure. The algorithmic Sector Erase operation allows for up to seven erase iterations to complete the Sector Erase. A sector erase iteration is perform by doubling the algorithmic sector erase sector time ($T_{ASE} = 40 \ \mu s$, 80 µs, 160 µs, 320 µs, 640 µs, 1.28 ms and 2.56 ms). The purpose of the successive erase atempts is to optimize the total time required to erase the sector. An additional 150 erase retries at maximum T_{ASE} is allowed to ensure erasure.

Byte_Program Operation

The Byte_Program operation is initiated by writing the setup command (11H). Once the program setup is performed, programming is executed by the next WE# pulse. See Figures 5 and 6 for timing waveforms. The address bus is latched on the falling edge of WE#, CEL# or CEH#, whichever occurs last. The data bus is latched on the rising edge of WE#, CEL# or CEH#, whichever occurs first. The rising edge of WE#, CEL# or CEH#, whichever occurs first, begins the program opeation. The program operation is terminated automatically by an internal timer. See Figure 18 for the programming flowchart.

The two-step sequence of a setup command folowed command ensures that only the addressed byte is programmed and other bytes are not inadvertently programmed.

The Byte_Program Flowchart Description

Programming data into the 28PC040 is accomplished by following the Byte_Program flowchart shown in Figure 18. The Byte_Program command sets up the byte for programming. The address bus is latched on the falling edge of WE#, CEL# or CEH#, whichever occurs last. The data bus is latched on the rising edge of WE#, CEL# or CEH#, whichever occurs first and begins the pogram operation. The end of program can be



detected using either the Data# Polling or Toggle bit.

Reset Operation

The Reset command is provided as a means to safely abort the erase or program command sequences. Follow either setup commands (erase or program) with a write of FFH will safely abort the operation. Memory contents will not be altered. After the Reset command, the device returns to the read mode. The Reset command does not enable software data protection. See Figure 7 for timing waveforms.

Read

The Read operation is initiated by setting CEL#, CEH#, and OE# to logic low and setting WE# to logic high (See Table 3). See Figure 4 for read memory timing diagram. The read operation from the host retrieves data from the array. The device remains enabled for read until another operation mode is accessed. During initial power-up, the device is in the read mode and is software data protected. The device must be unprotected to execute a write command.

The read operation of the 28PC040 is controlled by OE# at logic low and either CEL# and/or CEH# at logic low. When CEL# and CEH# are high, the chip is deselected and only standby power will be consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when both CEL# and CEH# are high or OE# is high.

Enable_Attribute Operation

Attribute memory is access by initiating the Enable_Attribute operation with a single command (88H). Read, Sector_Erase, and Byte Program operations can be performed in the attribute memory. The 1K byte of memory includes the PCMCIA attribute memory information. The REG# pin status has no effect on the operation. To eturn to common memory operations, a Reset command must be issued. The Reset command enables access to the common memory. (See Figure 8)

Read_ID operation

The Read_ID operation is initiated by writing a single command (99H). A read of address 0000H

will output the manufacturer's code (BFH). A read of address 0001H will output the device code (11H). Any other valid command will terminate this operation.

Data Protection

In order to protect the integrity of nonvolatile data storage, the 28PC040 provides both hardware and software features to prevent inadvertent writes to the device, for example, during system power-up or power-down. Such provisions are described below.

Hardware Data Protection

The 28PC040 is designed with hardware features to prevent inadvertent writes. This is done in the following ways:

- 1. Write Inhibit Mode: OE# low, CEL# high, CEH# high, or WE# high will inhibit the write operation.
- 2. Noise/Glitch Protection: A WE# pulse width of less than 15 ns will not initiate a write cycle.
- 3. V_{CC} Power Up/Down Detection: The write ϕ -eration is inhibited when V_{CC} is less than 2.5 V.
- 4. After power-down the device is in the read mode and the device is in the software data protect state.
- 5. The WP pin at V_{H} will put the device in the Write Protect mode.

Software Data Protection (SDP)

The 28PC040 has software methods to further prevent inadvertent writes. In order to perform an erase or program operation, a two-step command sequence consisting of a set-up command followed by an execute command avoids inadvertent erasing and programming of the device.

The 28PC040 will default to software data protection after power up. A sequence of seven consecutive reads at specific addresses will unprotect the device The address sequence is 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 041AH. The address bus is latched on the rising edge of OE# or CEL#, whichever occurs first. A similar seven read sequence of 1823H, 1820H, 1822H, 0418H, 041BH, 040AH will protect

^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



the device. Also refer to Figures 10 and 11 for the 7 read cycle sequence Software Data Protection. The I/O pins can be in any state (i.e., high, low, or tristate).

Write Operation Status Detection

The 28PC040 provides two software means to detect the completion of a write cycle, in order to optimize the system write cycle time. The end of a write cycle (erase or program) can be detected by three means: 1) monitoring the Data# Polling bit; 2) monitoring the Toggle bit; or by two successive read of the same data. These three detection mechanisms are described below.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simulaneous with the completion of the write cycle. If this occurs, the system may possibly get an eroneous result, i.e., valid data may appear to conflict with the DQ used. In order to prevent spurious rejection, if an erroneous result occurs, the sofware routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

Data# Polling (DQ₃, DQ₇)

The 28PC040 features Data# Polling to indicate the write operation status. During a write opeation, any attempt to read the last byte loaded will receive the complement of the true data on DQ and DQ₇. Once the write cycle is completed, DQ for the low nibble and DQ₇ for the high nibble will show true data. The device is then ready for the next operation. See Figure 14 for Data Polling timing waveforms. In order for Data# Polling to function correctly, the byte being polled must be erased prior to programming.

Toggle Bit (DQ₂, DQ₆)

An alternative means for determining the write operation status is by monitoring the Toggle Bit, DQ_2 for the low nibble and DQ_6 for the high nibble. During a write operation, consecutive attempts to read data from the device will result in DQ_2 and DQ_6 toggling between logic 0 (low) and logic 1 (high). When the write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 15 for Toggle Bit timing waveforms.

Successive Reads

An alternative means for determining an end of a write cycle is by reading the same address for two consecutive data matches.

Chip select (CS0, CS1)

The 28PC040 provides two user selectable chip select pins, CS0 and CS1. By ordering different part number suffix of a device, the device response only to one of the combinations of CS0 and CS1. See Table 2A. Therefore, there is no need of external decoder for up to 4 pairs of devices. Typically, the CS0 and CS1 are connected to address line A20 and A21. See application note "PCMCIA Memory Cards Made Easy with SST28PC040".





Figure 1: Functional Block Diagram of SST 28PC040



Figure 2: Standard Pin Assignments for 40-pin TSOP Pac kages.



Table 1: Pi	in Description	
Symbol	Pin Name	Functions
A ₁₈ -A ₈	Row Address Inputs	To provide memory addresses. Row addresses define a sector.
A ₇ -A ₀	Column Address Inputs	Selects the byte within the sector.
DQ ₇ -DQ ₀	Data Input/Output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE#, CEL# or CEH# is high.
CEL#, CEH#	Chip Enable	To activate the device when CEL# or CEH# is low. ⁽¹⁾
		CEL# to enable the low nibble of DQ to DQ $_3$
		CEH# to enable the high nibble of DQ to DQ_7
OE#	Output Enable	To gate the data output buffers. ⁽¹⁾
WE#	Write Enable	To control the write operations. ⁽¹⁾
Vcc	Power Supply	To provide 5-volt supply (± 10%)
Vss	Ground	
$CS_0 - CS_1$	Chip Selects	Preset chip selects used for memory pair select ⁽¹⁾ See Table 2A
HB	Half-Byte	Selects Odd/Even nibble for chip. ⁽¹⁾
WP	Write Protect	To activate write protect state. ⁽¹⁾
		When WP is high, the device becomes a ROM, acknowledging all read operation, and will ignore all operations attempting to alter memory array data. See Table 7.
RDY/BSY#	Read/Busy	This open-drain output requires a 1K pull-up resistor (minimum). ⁽²⁾ This pin is low to indicate the chip is busy internally. Any new instruction must be performed only when RDY/BSY# is high.
REG#	Attribute Memory	To switch from common memory to attribute memory. ⁽¹⁾
		There are 1Kbits of attribute memory in the 28PC040 decoded by A_9 to A_0 . REG# can be overridden by the Enable_Attribute command.
RST	Reset	To reset the device after power-on. ⁽¹⁾ RST must be asserted after power-up. After the falling edge of the RST pulse, the 28PC040 will be ready (RDY/BSY#) in ~ 10ms.

Note: ⁽¹⁾ This pin is considered as an input for the purposes of the DC Operation Characteristics Table. ⁽²⁾ This pin is considered as an output for the purposes of the DC Operation Characteristics able.



Table 2: Operation Modes	Selection	on			
Mode	CEL#, CEH#	OE#	WE#	DQ	Address
Read	VIL	V _{IL}	V _{IH}	D _{OUT}	A _{IN}
Byte Program	VIL	VIH	VIL	D _{IN}	A _{IN}
Sector Erase	VIL	VIH	VIL	D _{IN}	A _{IN}
Standby	VIH	Х	Х	High Z	Х
Write Inhibit	Х	VIL	Х	High Z/ D _{OUT}	Х
Write Inhibit	Х	Х	VIH	High Z/ D _{OUT}	Х
Software Chip Erase	VIL	VIH	VIL	D _{IN}	See Table 7
Product Identification					
Hardware Mode	V _{IL}	V _{IL}	V _{IH}	Manufacturer Code (BF)	$A_{18}-A_1=V_{1L}, A_9=V_H, A_0=V_{1L}$
				Device Code (11)	$A_{18}-A_1=V_{1L}, A_9=V_H, A_0=V_{1H}$
Software Mode	VIL	V _{IH}	VIL		See Table 7
SDP Enable & Disable Mode	VIL	V _{IH}	VIL		See Table 7
Enable_Attribute	VIL	V _{IH}	VIL		See Table 7
Reset	VIL	VIH	VIL		See Table 7

. . _ ...

Table 2A: Card Decode Table

Device Part# Suffix	CS ₁	CS₀
S00A	0	0
S01B	0	1
S10C	1	0
S11D	1	1

Note: The chip is selected by applying the listed logic levels to CS and CS₁. The device part # suffix indcates the preset state.

Table 3: **Main Memory Read Functions**

Function Mode	REG	CEH CEL		HB	OE#	WE#	DQ ₇₋₄ ⁽¹⁾	DQ ₃₋₀ ⁽²⁾	A ₁₈ -A ₀ ⁽
	#	#	#						
Standby Mode	Х	Н	Н	Х	Х	Х	High Z	High Z	Х
Nibble Access (x4) ⁽³⁾	Н	Н	L	L	L	Н	High Z	Even Nibble	A _{IN}
Nibble Access (x4) ⁽³⁾	Н	Н	L	Н	L	Н	High Z	Odd Nibble	A _{IN}
Byte Access (x8) ⁽³⁾	Н	L	L	Х	L	Н	Odd Nibble	Even Nibble	A _{IN}
Odd Nibble Access ⁽³⁾	Н	L	Н	Х	L	Н	Odd Nibble	High Z	A _{IN}

Note: ${}^{(1)}D_{15}$ - D_8 in Figure 3

 $^{(2)}D_7$ - D_0 in Figure 3

⁽³⁾CS1 and CS0 at active state.



Table 4: Main Memory Write Functions

Function Mode	REG	CEH #	CEL	HB	OE#	WE#	DQ ₇₋₄ ⁽¹⁾	DQ ₃₋₀ ⁽²⁾	A ₁₈ -A ₀
	#	#	#						
Standby Mode	Х	Н	Н	Х	Х	Х	Х	Х	Х
Nibble Access (x4) ⁽³⁾	Н	Н	L	L	Н	L	Х	Even Nibble	A _{IN}
Nibble Access (x4) ⁽³⁾	Н	н	L	н	н	L	Х	Odd Nibble	A _{IN}
Byte Access (x8) ⁽³⁾	Н	L	L	Х	Н	L	Odd Nibble	Even Nibble	A _{IN}
Odd Nibble Access ⁽³⁾	Н	L	Н	Х	Н	L	Odd Nibble	Х	A _{IN}
Write Inhibit	Х	Х	Х	Х	L	Х	Х	Х	Х

Notes: $^{(1)}D_{15}$ -D₈ in Figure 3

 $^{(2)}\text{D}_7\text{-}\text{D}_0$ in Figure 3

⁽³⁾CS1 and CS0 at active state.

Table 5: Attribute Memory Read Functions

Function Mode	REG	CEH	CEL	HB	OE#	WE	DQ ₇₋₄ ⁽¹⁾	DQ ₃₋₀ ⁽²⁾	$A_9 - A_0^{(3)}$	
	#	#	#			#				
Standby Mode	Х	Н	Н	Х	Х	Х	High Z	High Z	Х	
Nibble Access (x4) ⁽⁴⁾	L	Н	L	L	L	Н	High Z	Even Nibble	A _{IN}	
Nibble Access (x4) ⁽⁴⁾	L	Н	L	Н	L	Н	High Z	Odd Nibble	A _{IN}	
Byte Access (x8) ⁽⁴⁾	L	L	L	Х	L	Н	Odd Nibble	Even Nibble	A _{IN}	
Odd Nibble Access ⁽⁴⁾	L	L	Н	Х	L	Н	Odd Nibble	High Z	A _{IN}	

Note: ${}^{(1)}D_{15}$ -D₈ in Figure 3

 $^{(2)}\text{D}_7\text{-}\text{D}_0$ in Figure 3

⁽³⁾Other addresses are "don't care"

⁽⁴⁾CS1 and CS0 at active state

Table 6: Attribute Memory Write Functions

Function Mode	REG	CEH	CEL	HB	OE#	WE	DQ ₇₋₄ ⁽¹⁾	DQ ₃₋₀ ⁽²⁾	$A_9 - A_0^{(3)}$
	#	#	#			#			
Standby Mode	Х	Н	Н	Х	Х	Х	Х	Х	Х
Nibble Access (x4) ⁽⁴⁾	L	Н	L	L	Н	L	Х	Even Nibble	A _{IN}
Nibble Access (x4) ⁽⁴⁾	L	Н	L	Н	Н	L	Х	Odd Nibble	A _{IN}
Byte Access (x8) ⁽⁴⁾	L	L	L	Х	Н	L	Odd Nibble	Even Nibble	A _{IN}
Odd Nibble Access ⁽⁴⁾	L	L	Н	Х	Н	L	Odd Nibble	Х	A _{IN}
Write Inhibit	Х	Х	Х	Х	L	Х	Х	Х	Х

Note: $^{(1)}D_{15}$ - D_8 in Figure 3

 $^{(2)}\text{D}_7\text{-}\text{D}_0$ in Figure 3

⁽³⁾Other addresses are "don't care"

⁽⁴⁾CS1 and CS0 at active state



Table 7: Software Command Summary

Command Summary	Required	Setup C	Command	l Cycle	Execute	e Comma cle	ind C y-	WP ⁽⁶⁾	SDP ⁽⁶⁾
	Cycle(s)	Type ⁽¹⁾	Addr ^{(2,} 3)	Data ⁽⁴⁾	Type ⁽¹⁾	Addr ^{(2,} 3)	Data ⁽⁴⁾		
Sector_Erase ⁽¹⁰⁾	2	W	Х	22H	W	SA	DDH	Ν	Ν
Byte_Program ⁽¹⁰⁾	2	W	Х	11H	W	PA	PD	Ν	Ν
Erase_Verify ⁽¹⁰⁾	2	W	VA ⁽⁵⁾	AAH	R	Х	D _{OUT}	Y	Y
Reset ⁽¹⁰⁾	1	W	Х	FFH				Y	Y
Enable_Attribute ⁽¹⁰⁾	1	W	Х	88H				Y	Y
Read_ID ⁽¹⁰⁾	3	W	Х	99H	R	(9)	(9)	Y	Y
Software_Data_Protect ⁽¹⁰⁾	7	R	(7)						
Software_Data_Unprotect ⁽¹⁰⁾	7	R	(8)						

Notes:

- 1. Type definition: W = Write, R = Read, X= don't care
- 2. Addr (Address) definition: SA = Sector Address = $A_8 A_8$, sector size = 512 nibbles; $A_7 A_0 = X$ for this command.
- 3. Addr (Address) definition: $PA = Program Address = A_8 A_0$.
- 4. Data definition: PD = Program Data, H = number in hex.
- 5. Addr (Address) definition: $VA = Verify Address = A_8 A_0$.
- 6. WP = Hardware Write Protect mode using WP pin, SDP = Software Data Protect mode using 7 Read Cycle Sequence.
 - a) Y = the operation can be executed with protection enabled
 - b) N = the operation cannot be executed with protection enabled
- 7. Refer to Figure 13 for the 7 Read Cycle sequence for Software_Data_Protect.
- 8. Refer to Figure 12 for the 7 Read Cycle sequence for Software_Data_Unprotect.
- 9. Address 0000H retrieves the manufacturer's code of BFH and address 0001H retrieves the device code of 11H.
- 10. CS1 and CS0 at active state

Table 8:Memory Array Detail

Memory Array	Sector Select	Byte Select	Nibble Select
Common Memory	A ₁₈ - A ₈	A ₇ - A ₀	HB
Attribute Memory	A ₉ - A ₈	A ₇ - A ₀	НВ

^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



Table 9:	No	ncor	nform	ning \$	Secto	or Ma	р										
Attribute Byte Address	D7	D6	D5	D4	D3	D2	D1	D0	Attribute Byte Address	D7	D6	D5	D4	D3	D2	D1	D0
200	Х	Х	Х	Х	S	NS S	UM [3	:0]	300	Х	Х	Х	Х	S	NS SI	JM [3	:0]
201	Х	Х	Х	Х	S	NS S	UM [7	:4]	301	Х	Х	Х	Х	S	NS SI	JM [7	:4]
202	Х	Х	Х	Х	16	14	12	10	302	Х	Х	Х	Х	17	15	13	11
203	Х	Х	Х	Х	1E	1C	1A	18	303	Х	Х	Х	Х	1F	1D	1B	19
	Х	Х	Х	Х						Х	Х	Х	Х				
	Х	Х	Х	Х						Х	Х	Х	Х				
	Х	Х	Х	Х						Х	Х	Х	Х				
	Х	Х	Х	Х						Х	Х	Х	Х				
2FE	Х	Х	Х	Х	7F6	7F4	7F2	7F0	3FE	Х	Х	Х	Х	7F7	7F5	7F3	7F1
2FF	х	Х	Х	Х	7FE	7FC	7FA	7F8	3FF	х	Х	Х	Х	7FF	7FD	7FB	7F9

Note: The Attribute memory bit is "0" when the corresponding Common memory sector is nonconfaming. The first 8 sectors of Common memory are always conforming.

Definitions:

- 1. The SNS sum is the sum of the number of nonconforming sectors and is calculated by summing the "0"s in the remaining bytes of the nonconforming sector map.
- 2. SNS Sum = Sum of Nonconforming Sector sum. The byte data from these addresses are nothicluded in the sum.
 - a) [3:0] = The lower nibble of the SNS sum.
 - b) [7:4] = The higher nibble of the SNS sum.
- 3. Only the lower nibble is used in the attribute memory to map the location of the nonconforming sector(s).



Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the pertainal sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V_{CC} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to V _{CC} + 1.0V
Voltage on A_9 Pin to Ground Potential	-0.5V to 14.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)24	0°C
Output Short Circuit Current ¹⁾	100 mA

Note: ⁽¹⁾Outputs shorted for no more than one second. No more than one output shorted at a time.

Table 10:Operating Range

Range	Ambient Temp	V _{cc}
Commercial	0 °C to +70 °C	5V±10%

Table 11: AC Conditions of Test

Input Rise/Fall Time10 ns	
Output Load1 TTL Gate and $C_L = 1$ pF	00
See Figures 16 and 17	

Table 12: DC Operating Characteristics

Symbol	Parameter	Lin	nits	Units	Test Conditions
		Min	Max		
I _{cc}	Power Supply Current				CE# (L or H) = OE# = V_{IL} , WE# = V_{IH} , all I/Os open
	Read		25	mA	Address input = V_{IL}/V_{IH} , at f=1/T _{RC} Min. $V_{CC} = V_{CC}$ Max
	Program and Erase		40	mA	CE# (L or H) =WE# =V _{IL} , OE# =V _{IH} $V_{CC} = V_{CC}$ Max.
I _{SB1}	Standby V _{CC} Current (TTL input)		5	mA	CE# =OE# =WE# = V_{IH} , $V_{CC}=V_{CC}$ Max, all Input pins at V_{IL} or V_{IH}
I _{SB2}	Standby V _{CC} Current (CMOS input)		20	μΑ	$\begin{array}{l} CE\#=OE\#=WE\#=V_{CC}\mbox{-}0.3V,\\ V_{CC}{=}V_{CC}\mbox{ Max, all Input pins at }V_{IL2}\mbox{ or }V_{IH2} \end{array}$
ILI	Input Leakage Current		1	μA	$V_{IN} = GND$ to V_{CC} , $V_{CC} = V_{CC}$ Max.
I _{LO}	Output Leakage Current		10	μA	V_{OUT} =GND to V_{CC} , V_{CC} = V_{CC} Max.
VIL	Input Low Voltage, TTL		0.8	V	$V_{CC} = V_{CC}$ Max.
V _{IH}	Input High Voltage, TTL	2.0		V	$V_{CC} = V_{CC}$ Max.
V _{IL2}	Input Low Voltage, CMOS		0.2	V	$V_{CC} = V_{CC}$ Max.
V _{IH2}	Input High Voltage, CMOS	V _{CC-0.2}		V	$V_{CC} = V_{CC}$ Max.
V _{OL}	Output Low Voltage		0.4	V	I_{OL} = 3.2 mA, V_{CC} = V_{CC} Min.
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = 2.0 \text{ mA}, V_{CC} = V_{CC} \text{ Min.}$
V _H	Supervoltage for A ₉	11.6	12.4	V	CE#=OE#=V _{IL} ,WE#=V _{IH}
I _H	Supervoltage Current for $A_{\!9}$		200	μA	$CE#=OE#=V_{IL},WE#=V_{IH}, A_9 = V_H Max.$



Table 13: Power-up Timings

Symbol	Parameter	Maximum	Units
T _{PU-READ} ⁽¹⁾	Power-up to Read Operation	10	ms
T _{PU-WRITE} ⁽¹⁾	Power-up to Write Operation	10	ms

Table 14: Capacitance (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	$V_{IN} = 0v$	6 pF

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 15: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END}	Endurance	100,000	Cycles	MIL-STD-883, Method 1033
$T_{DR}^{(1)}$	Data Retention	100	Years	MIL-STD-883, Method 1008
V _{ZAP_HBM} ⁽¹⁾	ESD Susceptibility Human Body Model	1,000	Volts	MIL-STD-883, Method 3015
V _{ZAP_MM} ⁽¹⁾	ESD Susceptibility Machine Model	200	Volts	JEDEC
$I_{LTH}^{(1)}$	Latch Up	100	mA	JEDEC Standard 17

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

AC Characteristics

Table 16: Read Cycle Timing Parameters

PCMCIA	IEEE	Industry		28PC0	40-150	28PC0	40-250	
Symbol	Symbol	Symbol	Parameter	Min	Max	Min	Max	Units
tCR	tAVAV	T _{RC}	Read Cycle time	150		250		ns
ta(A)	tAVQV	T _{AA}	Address Access Time		150		250	ns
ta(CE)	tELQV	T _{CE}	Chip Enable Access Time		150		250	ns
ta(OE)	tGLQV	T _{OE}	Output Enable Access Time		70		100	ns
tdis(CE)	tEHQZ	$T_{CLZ}^{(1)}$	CE# Low to Active Output	0		0		ns
tdis(OE)	tGHQZ	T _{OLZ} ⁽¹⁾	OE# Low to Active Output	0		0		ns
ten(CE)	tELQX	T _{CHZ} ⁽¹⁾	CE# High to High-Z Output		40		40	ns
ten(OE)	tGLQX	T _{OHZ} ⁽¹⁾	OE# High to High-Z Output		40		40	ns
tv(A)	tAXQX	Т _{ОН} ⁽¹⁾	Output Hold from Address	0		0		ns
			Change					



	usen roge							
PCMCIA	IEEE	Industrial		28PC 15	;040- 50	28PC 25	;040- 50	
Symbol	Symbol	Symbol	Parameter	Min	Max	Min	Max	Units
tCW	tAVA	T _{BP}	Byte Program Cycle Time		35		35	μs
tw(WE)	tWLWH	T _{WP}	Write Pulse Width (WE#)	80		100		ns
tsu(A)	tAVWL	T _{AS}	Address Setup Time	20		20		ns
th(a)	tWLAX	T _{AH}	Address Hold Time	0		0		ns
tsu(CE)	tELWL	T _{cs}	CE# Setup Time	0		0		ns
th(CE)	tWHEX	Т _{СН}	CE# Hold Time	0		0		ns
tsu(OE-WE)	tGHWL	T _{OES}	OE# High Setup Time	10		10		ns
th(OE-WE)	tWGL	T _{OEH}	OE# High Hold Time	10		10		ns
tw(CE)	tWLEH	T _{CP}	Write Pulse Width (CE#)	80		100		ns
tsu(D-WEH)	tDVWH	T _{DS}	Data Setup Time	50		50		ns
th(D)	tWHDX	T _{DH}	Data Hold Time	10		10		ns
	tWHWL2	T_{SE}	Sector Erase Cycle Time		2		2	ms
		T _{RST} ⁽¹⁾	Reset Command Recovery Time		4		4	μs
		T_{EVD}	Erase Verify Timing Delay	.025		0.25		μs
		T _{ERD}	Erase Reset Timing Delay	4		4		μs
		T _{ASE}	Algorithmic Sector Erase Cycle Time	0.04	2.56	0.04	2.56	ms
	tEHEL	T _{CPH}	CE# High Pulse Width	50		50		ns
	tWHWL1	T _{WPH}	WE# High Pulse Width	50		50		ns
	tRHRL	T _{HR} ⁽¹⁾	Hardware Reset Pulse Width	10		10		μs
	tRHBL	T _{RBS} ⁽¹⁾	Hardware Reset High to RDY/BSY# Active	10		10		μs
		T _{PCP} ⁽¹⁾	Protect Chip Enable Pulse Width	10		10		ns
		T _{PCH} ⁽¹⁾	Protect Chip Enable High Time	10		10		ns
		T _{PAS} ⁽¹⁾	Protect Address Setup Time	0		0		ns
		T _{PAH} ⁽¹⁾	Protect Address Hold Time	50		50		ns

Table 17: Erase/Progarm Cycle Timing Parameters

Note: ⁽¹⁾This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.





Figure 3: Chip Pair Mapping (Nibble Access)

Table to: Nibble Access Table	Table 1	8: I	Nibble	Access	Table
-------------------------------	---------	------	--------	--------	-------

Byte	Nibble	Outputs	CEL#	CEH#	HB
Even	Even Nibble	0-3	L	Н	L
Even	Odd Nibble	4-7	L	н	н
Odd	Even Nibble	8-11	н	L	L
Odd	Odd Nibble	12-15	н	L	Н

^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



SST 28PC040 5.0V-only 4 Megabit PCMCIA Interface EEPROM







Figure 5: WE# Controlled Byte Program Timing Diagram









Figure 7: Reset Command Timing Diagram





NOTE: I) READ, SECTOR_ERASE, BYTE_PROGRAM OPERATIONS CAN BE PERFORMED AT THIS TIME. THE READ OPERATION IS INTENDED AS AN EXAMPLE FOR THIS TIMING DIAGRAM ONLY.



Figure 8: Enable_Attribute Timing Diagram

Figure 9: Sector Erase Timing Diagram





NOTE : A. ADDRESSES ARE LATCHED INTERNALLY ON THE RISING EDGE OF: I. OE# IF CE# IS KEPT AT LOW ALL TIME. 2. CE# IF OE# IS KEPT AT LOW ALL TIME. 3. THE FIRST PIN TO GO HIGH IF BOTH ARE TOGGLED. B. ABOVE ADDRESS VALUES ARE IN HEX. C. ADDRESSES > A₁₂ ARE "DON'T CARE"





Figure 11: Software Data Protect Timing Diagram





Figure 12: RST and RDY/BSY# waveforms - Power up to Read and Write



Figure 13: RST and RDY/BSY# waveforms - Hardware Reset





NOTE: THIS TIME INTERVAL SIGNAL CAN BE TSE OR TBP, DEPENDING UPON THE SELECTED OPERATION MODE.







Figure 15: Toggle Bit Timing Diagram





AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a logic "1" and V_{OL} (0.4 V_{TTL}) for a logic "0". Measurement reference points for inputs and outputs are V_H (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Inputs rise and fall times (10% \leftrightarrow 90%) are <10 ns.







^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.





Figure 18: Byte Program Flowchart

^{©1997} Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.





Figure 19: Write Wait Options









Product Ordering Information



Valid combinations

SST28PC040-250-5C-WI-S00A	SST28PC040-250-5C-WI-S01B
SST28PC040-150-5C-WI-S00A	SST28PC040-150-5C-WI-S01B
SST28PC040-250-5C-WI-S10C	SST28PC040-250-5C-WI-S11D
SST28PC040-150-5C-WI-S10C	SST28PC040-150-5C-WI-S11D

Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.