
3935

ADVANCED DATA SHEET -- 8/29/02



[44-pin, PLCC pkg. ED also available] ABSOLUTE MAXIMUM RATINGS

Load Supply Voltages, VBAT, VI	ORAIN,
VBOOST, BOOSTD	40 V
$GHA/GHB/GHC$, V_{GHX}	4 to 55 V
$SA/SB/SC$, V_{SX}	-4 to 40 V
$GLA/GLB/GLC$, V_{GLX}	-4 to 16 V
CSP, CSN, LSS	-4 to 6.5 V
CA/CB/CC, V _{CX}	-0.6 to 55 V
Logic Supply Voltage, V _{DD}	- 0.3 V to 6.5 V
Logic Input/Outputs and OVSET,	BOOSTS,
CSOUT, VDSTH	-0.3 V to 6.5 V
Package Thermal Impedances (T	$A = +25^{\circ}C$
ED pkg: Θ _{JA (JEDEC Hi-K PCB)} 23	℃ /W
LQ pkg: $\Theta_{JA\ (JEDEC\ Hi-K\ PCB)}$ 44	
Operating Ambient Temperature F	
T _A 40	°C to +135 °C
Operating Junction Temperature R	Range,
Т _Ј 40	°C to +150 °C
Storage Temperature Range,	
T _S 55	°C to +150 °C

AUTOMOTIVE POWER-MOSFET CONTROLLER

The A3935 is designed specifically for automotive applications that require high-power motors. The A3935 provides six high-current gate drive outputs capable of driving a wide range of power n-channel MOSFETs.

A requirement of automotive systems is steady operation over a varying battery input range. The A3935 integrates a pulse frequency modulated boost converter to create a constant supply voltage for driving the external MOSFETs. Bootstrap capacitors are utilized to provide the above battery supply voltage required for n-channel MOSFETs.

Direct control of each gate output is possible via six TTL-compatible inputs. A differential amplifier is integrated to allow accurate measurement of the current in the three-phase bridge.

A diagnostic output can be continuously monitored to protect the driver from short-to-battery, short-to-supply, bridge-open, and battery under/overvoltage conditions. Additional protection features include deadtime, VDD undervoltage, and thermal shutdown.


FEATURES

- Drives Wide Range of N-Channel MOSFETs in 3-Phase Bridges
- PFM Boost Converter for Use With Low-Voltage Battery Supplies
- Internal LDO Regulator for Gate-Driver Supply
- Bootstrap Circuits for High-Side Gate Drivers
- Current Monitor Output
- Adjustable Battery Overvoltage Detection.

- Diagnostic Outputs
- Motor Lead Short-to-Battery, Short-to-Ground, and Bridge-Open Protection
- Undervoltage Protection
- -40°C to 150°C, T_J Operation
- Thermal Shutdown



Functional Block Diagram (1 of 3 outputs shown)





Terminal Descriptions

AHI/BHI/CHI. Direct control of high-side gate outputs GHA/GHB/GHC. Logic "1" drives the gate "on". Logic "0" pulls the gate down, turning off the external power MOSFET. Internally pulled down when terminal is open.

ALO/BLO/CLO. Direct control of low-side gate outputs GLA/GLB/GLC. Logic "1" drives the gate "on". Logic "0" pulls the gate down, turning off the external power MOSFET. Internally pulled down when terminal is open.

BOOSTD. Boost converter switch drain connection.

BOOSTS. Boost converter switch source connection

CA/CB/CC. High-side connection for bootstrap capacitor, positive supply for high-side gate drive. The bootstrap capacitor is charged to VREG when the output Sx terminal is Low. When the output swings High, the voltage on this pin rises with the output to provide the boosted gate voltage needed for n-channel power MOSFETs.

CSN. Input for current-sense, differential amplifier, inverting, negative side. Kelvin connection for ground side of current-sense resistor.

CSOUT. Amplifier output voltage proportional to current sensed across an external low-value resistor placed in the ground-side of the power MOSFET bridge.

CSP. Input for current-sense differential amplifier, non-inverting, positive side. Connected to positive side of sense resistor.

ENABLE. Logic "0" disables the gate control signals and switches off all the gate drivers "low" causing a "Coast". Can be used in conjunction with the gate inputs to PWM the load current. Internally pulled down when terminal is open.

FAULT. Diagnostic logic output signal indicates that one or more fault conditions has occurred, when "Low".

GHA/GHB/GHC. High-side gate drive outputs for n-ch MOSFET drivers. External series gate resistors can control slew rate seen at the power driver gate; thereby, controlling the di/dt and dv/dt of Sx outputs.

GLA/GLB/GLC. Low-side gate drive outputs for external, n-channel MOSFET drivers. External series gate resistors can control slew rate

GND. Ground or negative side of VDD and VBAT supplies.

LSS. Low-side gate driver returns. Connects to the common sources in the low-side of the power MOSFET bridge.

OVFLT. Logic "1" means that the VBAT exceeded the VBAT overvoltage trip point set by OVSET level. It will recover after a hysteresis below that maximum value. Has a Hi-Z state.

OVSET. A positive, dc level that controls the VBAT Overvoltage trip point. Usually, provided from precision resistor divider network between VDD and GND, but can be held grounded for a preset value. When terminal is open sets unspecified but high overvoltage trip point.

SA/SB/SC. Directly connected to the motor terminals, these pins sense the voltages switched across the load and are connected to the negative side of the bootstrap capacitors. Also, are the negative supply connection for the floating, high-side drivers.

UVFLT. Logic "1" means that VBAT is below its minimum value and will recover after a hysteresis above that minimum value. Has a Hi-Z state. [If UVFLT and OVFLT are both in Hi-Z state; then, at least, a Thermal shutdown or VDD Undervoltage has occurred.]

VBAT. Battery voltage, positive input and is usually connected to the motor voltage supply.

VBOOST. Boost converter output, nominally 16 V, is also input to regulator for VREG. Has internal boost current and boost voltage control loops. In high-voltage systems is approximately one diode drop below VBAT.

VDD. Logic supply, positive side.

VDRAIN. Kelvin connection for drain-to-source voltage monitor and is connected to high-side drains of MOSFET bridge. High Z when pin is open and registers as a short-to-ground fault on all motor phases.

VDSTH. A positive, dc level that sets the drain-to-source monitor threshold voltage. Internally pulled down when terminal is open.

VREG. High-side, gate-driver supply, nominally, 13.5 V. Has low-voltage dropout (LDO) feature.



 $\underline{ELECTRICAL\ CHARACTERISTICS}\ \ (unless\ noted; -40^{\circ}C < T_{j} < 150^{\circ}C, 7V < V_{BAT} < 16\ V, 4.75V < V_{DD} < 5.25V, ENABLE = 100^{\circ}C < 100^{\circ}$

22.5 kHz, 50% Duty cycle, two phases active. (*) or Typ. for design guide, only. Neg. current flows out of designated pin.)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power Supply						
V _{DD} Supply Current	I _{DD}	All logic inputs = 0 V.			7	mA
V _{BAT} Supply Current	I _{BAT}	All logic inputs = 0 V.			3	mA
Battery Voltage Operating Range	V_{BAT}	See Absolute Maximum Ratings.	7		40	V
Bootstrap Diode Forward Voltage	V _{DBOOT}	I _{DBOOT} = 10 mA	0.8		2	V
		I _{DBOOT} = 100 mA	1.5		2.3	V
Bootstrap Diode Resistance	r _{DBOOT}	r _D (100 mA)=[V _D (150) -V _D (50]/100	2.5		7.5	Ω
Bootstrap Diode Current Limit	I _{LIM}	3 V < [V _{REG} – V _{CX}] < 12 V	-150		-900	mA
Bootstrap Quiescent Current	I _{CX}	V _{CX} = 40V, GHx = ON	10		30	uA
Bootstrap Refresh Time *	t _{REFRESH}	V_{SX} = LOW to guarantee ΔV =+0.5 V refresh of 0.47 uF Boot Cap at Vcx –Vsx = +10 V.			2.0	us
VREG Output Voltage ¹	V_{REG}	VBAT=7 V to 40 V, Vboost from Boost Reg.	12.7		14	V
VREG Dropout Voltage 2	V _{REGDO}	V _{REGDO} = Vboost - Vreg, Ireg = 40 mA	ı	0.9	-	V
Gate Drive Avg. Supply Current *	I _{REG}	No external dc load at Vreg. Creg=10 uF.			40	mA
VREG Input Bias Current	I _{REGBIAS}	Current into VBOOST, ENABLE = 0.			4	mA
Boost Supply						
V _{BOOST} Output Voltage Limit	V _{BOOSTLIM}	VBAT = 7 V	14.9		16.3	V
V _{BOOST} Output Volt. Limit Hysteresis	V _{HYST}		35		180	mV
Boost Switch ON	r _{DS(o} n)	I _{BOOSTD} ≤ 300 mA.		1.4	3.3	Ω
Max. Boost Switch Current	I _{BOOST_SW}				300	mA
Boost Current Limit Threshold Volt.	V _{BI}	Increasing V _{BOOSTS}	0.45		0.55	V
OFF Time	t _{OFF}		3		8	uS
Blanking Time	t _{BLANK}		100		220	nS

Footnotes: 1) For Vboostlim < Vboost \leq 40 V power dissipation in the Vreg LDO increases. Observe Tj < 150°C limit.

2) With Vboost decreasing Dropout Voltage measured at VREG = VREGref – 200 mV where VREGref = VREG at Vboost= 16 V.



Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units			
Control Logic	Control Logic								
Logic Input Voltages	V _{IN} (1)	Minimum high level input for logical "one".	2.0 – –		_	V			
	V _{IN} (0)	Maximum low level input for logical "zero".	-	-	.8	٧			
Logic Input Currents	I _{IN} (1)	$V_{IN} = V_{DD}$	-		500	μΑ			
	I _{IN} (0)	V _{IN} = 0.8 V	50			μΑ			
Input Hysteresis	Vhys		100		200	mV			
Logic Output HIGH Voltage	Voh	Ioh = - 800 uA	VDD8			V			
Logic Output LOW Voltage	Vol	IoI = 1.6 mA			.4	V			
Gate Drives, GHx, GLx (internal S	SOURCE o	upper switch stages)							
Output HIGH Voltage	V _{DSL} (HI)	GHx: I _{xU} = -10 mA, Vsx=0	V _{REG} – 2.26		V_{REG}	V			
		GLx: I _{xU} = -10 mA, VIss=0	V _{REG} – 0.26		V_{REG}	V			
Source Current (pulsed)	I _{xU}	V _{SDU} = 10 V, Tj = 25 °C	800		mA				
		V _{SDU} = 10 V, Tj = 135 °C	400			mA			
Source ON Resistance	r _{SDU} (on)	I_{xU} = -150 mA, Tj = 25 °C	4		10	Ω			
		$I_{xU} = -150 \text{ mA}, Tj = 135 °C$	7		15	Ω			
Gate Drives, GHx, GLx (internal S	SINK or low	ver switch stages)							
Sink Current (pulsed)	I _{xL}	V _{DSL} = 10 V, Tj = 25 °C		850		mA			
		V _{DSL} = 10 V, Tj = 135 °C	550			mA			
Sink ON Resistance	r _{DSL} (on)	I _{xL} = +150 mA, Tj = 25 °C	1.8		6.0	Ω			
		I _{xL} = +150 mA, Tj = 135 °C	3.0		7.5	Ω			
Gate Drives, GHx, GLx (General)									
Propagation Delay, Logic only	t _{PROP}	Logic input to unloaded GHx, GLx			150	nS			
Prop Delay Differences	t _{PROP}	Grouped by edge, phase-to-phase.			50	nS			
Dead Time (Shoot-through Prevention)	t _{DEAD}	Between GHx, GLx transitions of same phase	75		180	nS			

 $\underline{Notes} \colon \quad \text{For $\mathbf{G}\mathbf{H}_{\mathbf{X}}$: $V_{SDU} = V_{CX} - V_{GHX}$.} \qquad \qquad \text{For $\mathbf{G}\mathbf{L}_{\mathbf{X}}$: $V_{SDU} = V_{REG} - V_{GLX}$.}$

 $V_{DSL} = V_{GHX} - V_{SX} \,. \qquad \qquad V_{DSL} = V_{GLX} - V_{LSS} \,. \label{eq:VDSL}$

 $\label{eq:VDSL} \text{V}_{\text{DSL}}(\text{HI}) = V_{CX} - V_{SDU} \, - V_{SX} \, . \qquad \qquad \text{V}_{\text{DSL}}(\text{HI}) = V_{REG} - V_{SDU} \, - V_{LSS} \, .$



Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Sense Amplifier						
Input Bias Current	I _{BIAS}	CSP=CSN=0 V.	-360		-180	uA
Input Offset Current	los	CSP=CSN=0 V.	-35		35	uA
Input Impedance *	R _{IN}	CSP with respect to gnd.		80		kΩ
		CSN with respect to gnd.		4		kΩ
Diff. Input Operating Voltage *	V_{ID}	V _{ID} = CSP - CSN1.3V < CSP,N < 4V.			200	mV
Output Offset Voltage	Vosout	CSP=CSN=0V	77	250	450	mV
Output Offset Voltage Drift *	V _{osout}	CSP=CSN=0V		100		uV/°C
Input Common Mode Oper. Range *	V _{CM}	CSP = CSN	-1.5		4	V
Voltage Gain	A _V	V _{ID} = 40 mV to 200 mV	18.6	19.2	19.8	V/V
Low Output Voltage Error	Verr	Vid = 0 to 40 mV, Vout = 19.2*Vid + Vos + Verr	-25		+25	mV
DC Common Mode Gain	Асм	CSP = CSN = +200 mV			-28	dB
Output Impedance *	R _{OUT}	V _{CSOUT} = 2.0 V		8		Ω
Output Dynamic Range	V _{CSOUT}	I _{CSOUT} = -100 uA at top rail, 100 uA at bottom rail.	0.075		V _{DD} - .25	V
Output Current, Sink	I _{SINK}	V _{CSOUT} = 2.5 V	20			mA
Output Current, Source	I _{SOURCE}	V _{CSOUT} = 2.5 V	-1			mA
VDD Supply Ripple Gain	PSRG	CSP=CSN=GND. Freq = 0 to 1 MHz			-20	dB
VREG Supply Ripple Gain	PSRG	CSP=CSN=GND. Freq = 0 to 300 kHz			-45	dB
Small Signal 3-dB Bandwidth (*)	В	10 mv input		1.6		MHz
AC Common-Mode Gain	A _{cm}	Vcm = 250 mV/pp, Freq = 0 to 800 kHz			-26	dB
Output Slew Rate	SR	200 mV step input. Meas. 10/90 % points.	10			V/us



Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Fault Logic						
VDD Under-voltage	V_{UVDD}	Decreasing V _{DD}	3.8		4.3	V
VDD Under-voltage Hysteresis	V _{HYSDD}	V _{UVDD_RECOVERY} = V _{UVDD} + V _{HYSDD}	100		300	mV
OVSET Operating Voltage Range *	V _{OVSET}		0		V_{DD}	V
OVSET Calibrated Voltage Range	V _{OVSET}		0		2.5	V
OVSET Input Current Range	I _{OVSET}		-1		+1	uA
VBAT Over-voltage Range	V _{OVBAT}	0 V < V _{OVSET} < 2.5	19.4		40	V
VBAT Over-voltage	V _{OVBAT}	Increasing V _{BAT} , V _{OVSET} = 0 v	19.4	22.4	25.4	V
VBAT Over-voltage Hysteresis	V _{HYSOVBAT}	Percent of V _{OVBAT} value set by V _{OVSET}	9		15	%
VBAT Over-voltage Gain Constant *	K _{OVBAT}	V _{OVBAT} = (K _{OVBAT} *V _{OVSET}) + V _{OVBAT} [0]		12		V/V
VBAT Under-voltage	V_{UVBAT}	Decreasing V _{BAT}	5	5.25	5.5	V
VBAT Under-voltage Hysteresis	V _{HYSUVBAT}	Percent of V _{UVBAT}	8		12	%
VREG Under-voltage	V _{UVREG}	Decreasing VREG	9.9		11.1	V
VDSTH Input Range *	V _{DSTH}		0.5		3	V
VDSTH Input Current	I _{DSTH}	VDSTH ≥ 0.8 V	40		100	uA
Short-to-Ground Threshold	V_{STG}	With a High-side driver "on", as V_{SX} decreases, V_{DRAIN} - V_{SX} > V_{STG} causes a fault.	V _{DSTH} -03		V _{DSTH} + 0.2	V
Short-to-Battery Threshold	V_{STB}	With a Low-side driver "on", as V_{SX} increases, V_{SX} - V_{LSS} > V_{STB} causes a fault.	V _{DSTH} -0.3		V _{DSTH} + 0.2	V
V _{DRAIN} /Open Bridge Operating Range	V _{DRAIN}	7 V < VBAT < 40 V	-0.3		V _{BAT} +	٧
V _{DRAIN} /Open Bridge Leakage Curr.	I (V _{DRAIN})	7 V < VBAT < 40 V.	0		1.0	mA
V _{DRAIN} /Open Bridge Threshold Volt.	V_{BDGOTH}	If V _{DRAIN} < V _{BDGOTH} then a Bridge fault occurs.	1		3	٧
Thermal Shutdown Temp. *	TJ		160	170	180	°C
Thermal Shutdown Hysteresis *	ΔT_J		7	10	13	°C



Functional Description

Motor Lead Protection. A fault detection circuit monitors the voltage across the drain to source of the external MOSFETs. A fault is asserted "Low" on the output pin, FAULT\, if the voltage across the drain-to-source of any MOSFET that is instructed to turn on is greater than the voltage applied to the V_{DSTH} input terminal. When a high-side switch is turned on, the voltage from pin V_{DRAIN} to the appropriate motor phase output, V_{SX} , is examined. If the motor lead is shorted to ground before the high side is turned on, the measured voltage will exceed the threshold and the FAULT\ pin will be go "Low". Similarly, when a low-side MOSFET is turned on, the differential voltage between the motor phase (drain) and the LSS pin (source) is monitored. The V_{DSTH} voltage is set by a resistor divider to V_{DD} .

Pin V_{DRAIN} is intended to be a Kelvin connection for the high-side, drain-source monitor circuit. Voltage drops across the power bus are eliminated by connecting a private PCB trace from the V_{DRAIN} pin to the drain of the MOSFET bridge. This allows improved accuracy in setting the V_{DSTH} threshold voltage. The low-side, drain-source monitor uses the LSS pin, rather than V_{DRAIN} pin, in comparing against the V_{DSTH} voltage.

The A3935 merely reports these motor faults.

Fault Outputs. Transient faults on any of the fault outputs are to be expected during switching and will not disable the gate drive outputs. External circuitry or controller logic must determine if the faults represent a hazardous condition.

FAULT. The FAULT\ terminal will go active "Low" when any of the following conditions occur:

V_{BAT} Overvoltage

V_{BAT} Undervoltage

V_{REG} Undervoltage

Motor Lead Short-to-Ground

Motor Lead Short-to-Supply (or Battery).

Bridge (or V_{DRAIN}) Open

V_{DD} Undervoltage

Thermal Shutdown

OVFLT. Asserts "High" when a V_{BAT} Overvoltage fault occurs and resets after a recovery hysteresis. It has a Hi-Z state when a thermal shutdown or V_{DD} undervoltage occurs. The voltage at the OVSET pin, V_{OVSET} , controls the V_{BAT} overvoltage set point V_{OVBAT} , i.e.,

$$V_{OVBAT} = (K_{OVBAT} * V_{OVSET}) + V_{OVBAT}[0],$$

where K_{OVBAT} is the gain and $V_{OVBAT}[0]$ is the value of V_{OVBAT} when V_{OVSET} is zero. For valid formula, all variables must be in range and below maximum operating spec.

UVFLT. Asserts "High" when a V_{BAT} undervoltage fault occurs and resets after a recovery hysteresis. It has a Hi-Z state when a thermal shutdown or V_{DD} undervoltage occurs. OVFLT and UVFLT are mutually exclusive by definition.

Current Sensing. A current sense amplifier is provided to allow system monitoring of the load current. The differential amplifier inputs are intended to be Kelvin connected across a low-value sense resistor or current shunt. The output voltage is represented by:

$$V_{CSOUT} = (I_{LOAD} * A_V * R_{SENSE}) + V_{OS}$$

Where V_{OS} is output voltage calibrated at zero load current and $A_V = \text{diff}$ amp gain of about 19.

Shutdown. If a fault occurs because of excessive junction temperature or undervoltage on V_{DD} or V_{BAT} , all gate driver outputs are driven "Low" until the fault condition is removed. In addition, the boost supply switch and the VREG are turned "off" until those undervoltages and junction temperatures recover.

Boost Supply. The V_{BOOST} voltage is controlled by an inner current-control loop, and by an outer voltage-feedback loop. The current-control loop turns "off" the boost switch for 5 us whenever the voltage across the boost current-sense resistor exceeds 500 mV. A diode reverse-recovery current flows through the sense resistor whenever the boost switch turns "on" that could turn it "off", again, if not for the "blanking time" circuit. Adjustment of this external sense resistor determines the maximum current in the inductor. Whenever V_{BOOST} exceeds the predefined threshold, nominally 16 V, the boost switch is inhibited.



Input Logic.

Enable	(x)LO	(x)HI	GL(x)	GH(x)	Mode of Operation	
0	Х	Х	0	0	All gate-drive outputs Low	
1	0	0	0	0	All gate drive outputs Low	
1	0	1	0	1	High Side On	
1	1	0	1	0	Low Side On	
1	1	1	0	0	XOR feature prevents shoot-through.	

Fault Responses.

FAULT MODE	ENABLE	FAULT \	OVFLT	UVFLT	BOOST	VREG	GH_X	GL_X
					REG.	REG.		
No Fault	X	1	0	0	ON	ON	-	-
Short-to-Battery	1*	0	0	0	ON	ON	-	-
Short-to-Ground	1*	0	0	0	ON	ON	-	-
V _{REG} Undervoltage	X	0	0	0	ON	ON	-	-
V _{DD} Undervoltage or	X	0	Z	Z	OFF	OFF	0	0
Thermal Shutdown !								
Bridge (V _{DRAIN}) Fault	1*	0	0	0	ON	ON	-	-
V _{BAT} Overvoltage	X	0	1	0	OFF*	ON	-	-
V _{BAT} Undervoltage !	X	0	0	1	O FF	OFF	0	0

Notes: OFF* = Off, only because $V_{BOOST} \sim V_{BAT}$ is above the voltage threshold of the regulator's voltage control loop.

x = "little x "indicates A, B, or C phase.

X = "Capital X" indicates a "don't care".

- = Depends on (x)LO, (x)HI inputs and ENABLE.

Z = Tri-stated output.

 $1^* = Short$ -to-Battery can only be detected when the corresponding $GL_X = 1$. Similarly, Short-to-Ground can only be detected when the corresponding $GH_X = 1$. Bridge Fault appears as a Short-to-Ground Fault on all motor phases. These faults are not detected when ENABLE = 0

!= These Faults are not only reported but action is taken by the internal logic to protect the 3935 and the system.



Terminal List

LQ pin #	Pin Name	Pin Description	ED pin #
1	CSP	Current-sense input, positive-side	31
2	VDSTH	DC Input, Drain-to-Source Monitor Threshold Voltage	32
3	LSS	Low-Side, Gate Drive Source returns	33
4	GLC	Low-Side C Gate Drive Output	36
5	SC	Motor Phase C Input	37
6	GHC	High-Side C Gate Drive Output	38
7	CC	Bootstrap C Cap	39
8	GLB	Low-Side B Gate Drive Output	40
9	SB	Motor Phase B Input	41
10	GHB	High-Side B Gate Drive Output	42
11	СВ	Bootstrap B Cap	43
12	GLA	Low-Side A Gate Drive Output	44
13	SA	Motor Phase A Input	3
14	GHA	High-Side A Gate Drive Output	4
15	CA	Bootstrap A Cap	5
16	VREG	Gate Drive Supply, Positive	6
17	VDRAIN	Kelvin Connection to MOSFET High-Side Drain	7
18	VBOOST	Boost Supply Output	8
19	BOOSTS	Boost Switch, Source	9
20	BOOSTD	Boost Switch, Drain	10
21	GND	Ground, DC Supply Returns, Negative	12
22	VBAT	Battery Supply Connection, Positive	13
23	UVFLT	VBAT Undervoltage Fault	14
24	OVFLT	VBAT Overvoltage Fault	15
25	FAULT\	Fault Output, Primary	16
26	ALO	Gate Control Signal, A, Low-Side	17
27	AHI	Gate Control Signal, A, High-Side	18
28	BHI	Gate Control Signal, B, High-Side	19
29	BLO	Gate Control Signal, B, Low-Side	20
30	CLO	Gate Control Signal, C, Low-Side	21
31	CHI	Gate Control Signal, C, High-Side	24
32	ENABLE	Gate Output Enable	25
33	OVSET	DC Input, Overvoltage Threshold Setting for VBAT	26
-	TP	Test Point for manufacturing test use, only.	27
34	CSOUT	Current-Sense Amplifier Output	28
35	VDD	Logic Supply, Positive	29
36	CSN	Current-Sense Input, Negative-Side	30
-	GND	GROUND, DC Supply Returns, Negative. Heat Path,	1,2,11,12,22,
	l l	Die Attach, Connected to Chip GND at Terminal 12.	23,34,35

