

---

# HB56TW432D Series, HB56TW433D Series

4,194,304-word  $\times$  32-bit High Density Dynamic RAM Module

# HITACHI

ADE-203-732A (Z)

Rev.1.0

Feb. 27, 1997

---

## Description

The HB56TW432D is a  $4\text{M} \times 32$  dynamic RAM Small Outline Dual In-line Memory Module (S.O.DIMM), mounted 8 pieces of 16-Mbit DRAM (HM51W16400) sealed in TSOP package. The HB56TW433D is a  $4\text{M} \times 32$  dynamic RAM Small Outline Dual In-line Memory Module (S.O.DIMM), mounted 8 pieces of 16-Mbit DRAM (HM51W17400) sealed in TSOP package. An outline of the HB56TW432D, HB56TW433D is 72-pin Zig Zag Dual tabs socket type compact and thin package. Therefore, the HB56TW432D, HB56TW433D make high density mounting possible without surface mount technology. The HB56TW432D, HB56TW433D provide common data inputs and outputs. Decoupling capacitors are mounted on the module board.

## Features

- 72-pin Zig Zag Dual tabs socket type
  - Outline: 59.69 mm (Length)  $\times$  25.40 mm (Height)  $\times$  3.80 mm (Thickness)
  - Lead pitch: 1.27 mm
- Single 3.3 V ( $\pm 0.3$  V) supply
- High speed
  - Access time:  $t_{\text{RAC}} = 50/60/70$  ns (max)  
 $t_{\text{CAC}} = 13/15/18$  ns (max)
- Low power dissipation
  - Active mode: 2.59/2.30/2.02 W (max) (HB56TW432D Series)  
2.88/2.59/2.30 W (max) (HB56TW433D Series)
  - Standby mode (TTL): 57.6 mW (max)  
(CMOS): 2.88 mW (max) (L-version)
- Fast page mode capability


HB56TW432D Series, HB56TW433D Series

- Refresh period
  - 4096 refresh cycles: 64 ms (HB56TW432D Series)  
128 ms (L-version)
  - 2048 refresh cycles: 32 ms (HB56TW433D Series)  
128 ms (L-version)
- 4 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
  - Self refresh (L-version)

Ordering Information

| Type No.      | Access time | Package                   | Contact pad |
|---------------|-------------|---------------------------|-------------|
| HB56TW432D-5  | 50 ns       | 72-pin small outline DIMM | Gold        |
| HB56TW432D-6  | 60 ns       |                           |             |
| HB56TW432D-7  | 70 ns       |                           |             |
| HB56TW432D-5L | 50 ns       |                           |             |
| HB56TW432D-6L | 60 ns       |                           |             |
| HB56TW432D-7L | 70 ns       |                           |             |
| HB56TW433D-5  | 50 ns       |                           |             |
| HB56TW433D-6  | 60 ns       |                           |             |
| HB56TW433D-7  | 70 ns       |                           |             |
| HB56TW433D-5L | 50 ns       |                           |             |
| HB56TW433D-6L | 60 ns       |                           |             |
| HB56TW433D-7L | 70 ns       |                           |             |

Pin Arrangement



Pin Arrangement

| Front side |                        |         |                 | Back side |                 |         |                 |
|------------|------------------------|---------|-----------------|-----------|-----------------|---------|-----------------|
| Pin No.    | Pin name               | Pin No. | Pin name        | Pin No.   | Pin name        | Pin No. | Pin name        |
| 1          | V <sub>SS</sub>        | 37      | DQ18            | 2         | DQ0             | 38      | DQ19            |
| 3          | DQ1                    | 39      | V <sub>SS</sub> | 4         | DQ2             | 40      | CE0             |
| 5          | DQ3                    | 41      | CE2             | 6         | DQ4             | 42      | CE3             |
| 7          | DQ5                    | 43      | CE1             | 8         | DQ6             | 44      | RE0             |
| 9          | DQ7                    | 45      | NC              | 10        | V <sub>CC</sub> | 46      | NC              |
| 11         | PD1                    | 47      | WE              | 12        | A0              | 48      | NC              |
| 13         | A1                     | 49      | DQ20            | 14        | A2              | 50      | DQ21            |
| 15         | A3                     | 51      | DQ22            | 16        | A4              | 52      | DQ23            |
| 17         | A5                     | 53      | DQ24            | 18        | A6              | 54      | DQ25            |
| 19         | A10                    | 55      | NC              | 20        | NC              | 56      | DQ27            |
| 21         | DQ9                    | 57      | DQ28            | 22        | DQ10            | 58      | DQ29            |
| 23         | DQ11                   | 59      | DQ31            | 24        | DQ12            | 60      | DQ30            |
| 25         | DQ13                   | 61      | V <sub>CC</sub> | 26        | DQ14            | 62      | DQ32            |
| 27         | DQ15                   | 63      | DQ33            | 28        | A7              | 64      | DQ34            |
| 29         | A11 (NC)* <sup>1</sup> | 65      | NC              | 30        | V <sub>CC</sub> | 66      | PD2             |
| 31         | A8                     | 67      | PD3             | 32        | A9              | 68      | PD4             |
| 33         | NC                     | 69      | PD5             | 34        | RE2             | 70      | PD6             |
| 35         | DQ16                   | 71      | PD7             | 36        | NC              | 72      | V <sub>SS</sub> |

Note: 1. A11: HB56TW432D, NC: HB56TW433D

# HB56TW432D Series, HB56TW433D Series


## Pin Description

| Pin name                                            | Function                                                                                                                                                          |
|-----------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A0 to A11 (HB56TW432D)                              | Address inputs: <ul style="list-style-type: none"><li>— Row address: A0 to A11</li><li>— Column address: A0 to A9</li><li>— Refresh address: A0 to A11</li></ul>  |
| A0 to A10 (HB56TW433D)                              | Address inputs: <ul style="list-style-type: none"><li>— Row address: A0 to A10</li><li>— Column address: A0 to A10</li><li>— Refresh address: A0 to A10</li></ul> |
| DQ0 to DQ7, DQ9 to DQ16, DQ18 to DQ25, DQ27 to DQ34 | Data-in/Data-out                                                                                                                                                  |
| $\overline{\text{RE0}}, \overline{\text{RE2}}$      | Row address strobe ( $\overline{\text{RAS}}$ )                                                                                                                    |
| $\overline{\text{CE0}}$ to $\overline{\text{CE3}}$  | column address strobe ( $\overline{\text{CAS}}$ )                                                                                                                 |
| $\overline{\text{WE}}$                              | Read/Write enable                                                                                                                                                 |
| $V_{\text{CC}}$                                     | Power supply                                                                                                                                                      |
| $V_{\text{SS}}$                                     | Ground                                                                                                                                                            |
| PD1 to PD7                                          | Presence detect                                                                                                                                                   |
| NC                                                  | No connection                                                                                                                                                     |

## Presence Detect Pin Arrangement

| Pin No. | Pin name        | Function        |                 |                 |
|---------|-----------------|-----------------|-----------------|-----------------|
|         |                 | 50 ns           | 60 ns           | 70 ns           |
| 11      | PD1             | NC              | NC              | NC              |
| 66      | PD2             | NC              | NC              | NC              |
| 67      | PD3             | $V_{\text{SS}}$ | $V_{\text{SS}}$ | $V_{\text{SS}}$ |
| 68      | PD4             | NC              | NC              | NC              |
| 69      | PD5             | $V_{\text{SS}}$ | NC              | $V_{\text{SS}}$ |
| 70      | PD6             | $V_{\text{SS}}$ | NC              | NC              |
| 71      | PD7             | NC              | NC              | NC              |
|         | PD7 (L-version) | $V_{\text{SS}}$ | $V_{\text{SS}}$ | $V_{\text{SS}}$ |

Block Diagram



HB56TW432D Series, HB56TW433D Series

Absolute Maximum Ratings

| Parameter                                      | Symbol           | Value        | Unit |
|------------------------------------------------|------------------|--------------|------|
| Voltage on any pin relative to V <sub>SS</sub> | V <sub>T</sub>   | −0.5 to +4.6 | V    |
| Supply voltage relative to V <sub>SS</sub>     | V <sub>CC</sub>  | −0.5 to +4.6 | V    |
| Short circuit output current                   | I <sub>out</sub> | 50           | mA   |
| Power dissipation                              | P <sub>t</sub>   | 8            | W    |
| Operating temperature                          | T <sub>opr</sub> | 0 to +70     | °C   |
| Storage temperature                            | T <sub>stg</sub> | −55 to +125  | °C   |

Recommended DC Operating Conditions (T<sub>a</sub> = 0 to 70°C)

| Parameter          | Symbol          | Min  | Typ | Max                  | Unit | Note |
|--------------------|-----------------|------|-----|----------------------|------|------|
| Supply voltage     | V <sub>SS</sub> | 0    | 0   | 0                    | V    |      |
|                    | V <sub>CC</sub> | 3.0  | 3.3 | 3.6                  | V    | 1    |
| Input high voltage | V <sub>IH</sub> | 2.0  | —   | V <sub>CC</sub> +0.3 | V    | 1    |
| Input low voltage  | V <sub>IL</sub> | −0.3 | —   | 0.8                  | V    | 1    |

Note: 1. All voltage referred to V<sub>SS</sub>.

**DC Characteristics** ( $T_a = 0 \text{ to } 70^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3\text{V}$ ,  $V_{SS} = 0 \text{ V}$ ) (HB56TW432D)

| Parameter                                                     | Symbol     | 50 ns |          | 60 ns |          | 70 ns |          | Unit          | Test conditions                                                                                                  | Notes |
|---------------------------------------------------------------|------------|-------|----------|-------|----------|-------|----------|---------------|------------------------------------------------------------------------------------------------------------------|-------|
|                                                               |            | Min   | Max      | Min   | Max      | Min   | Max      |               |                                                                                                                  |       |
| Operating current                                             | $I_{CC1}$  | —     | 720      | —     | 640      | —     | 560      | mA            | $t_{RC} = \text{min}$                                                                                            | 1, 2  |
| Standby current                                               | $I_{CC2}$  | —     | 16       | —     | 16       | —     | 16       | mA            | TTL interface<br>$\overline{RAS}, \overline{CAS} = V_{IH}$<br>Dout = High-Z                                      |       |
|                                                               |            | —     | 8        | —     | 8        | —     | 8        | mA            | CMOS interface<br>$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$<br>Dout = High-Z                  |       |
| Standby current (L-version)                                   | $I_{CC2}$  | —     | 0.8      | —     | 0.8      | —     | 0.8      | mA            | CMOS interface<br>$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$<br>Dout = High-Z                  |       |
| $\overline{RAS}$ -only refresh current                        | $I_{CC3}$  | —     | 720      | —     | 640      | —     | 560      | mA            | $t_{RC} = \text{min}$                                                                                            | 2     |
| Standby current                                               | $I_{CC5}$  | —     | 40       | —     | 40       | —     | 40       | mA            | $\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$<br>Dout = enable                                              | 1     |
| $\overline{CAS}$ -before- $\overline{RAS}$ refresh current    | $I_{CC6}$  | —     | 720      | —     | 640      | —     | 560      | mA            | $t_{RC} = \text{min}$                                                                                            |       |
| Fast page mode current                                        | $I_{CC7}$  | —     | 640      | —     | 560      | —     | 480      | mA            | $t_{PC} = \text{min}$                                                                                            | 1, 3  |
| Battery backup current (Standby with CBR refresh) (L-version) | $I_{CC10}$ | —     | 2.4      | —     | 2.4      | —     | 2.4      | mA            | CMOS interface<br>Dout = High-Z<br>CBR refresh:<br>$t_{RC} = 31.3 \mu\text{s}$<br>$t_{RAS} \leq 0.3 \mu\text{s}$ |       |
| Self refresh mode current (L-version)                         | $I_{CC11}$ | —     | 1.6      | —     | 1.6      | —     | 1.6      | mA            | CMOS interface<br>$\overline{RAS}, \overline{CAS} \leq 0.2 \text{ V}$<br>Dout = High-Z                           |       |
| Input leakage current                                         | $I_{LI}$   | -10   | 10       | -10   | 10       | -10   | 10       | $\mu\text{A}$ | $0 \text{ V} \leq V_{in} \leq 4.6 \text{ V}$                                                                     |       |
| Output leakage current                                        | $I_{LO}$   | -10   | 10       | -10   | 10       | -10   | 10       | $\mu\text{A}$ | $0 \text{ V} \leq V_{out} \leq 4.6 \text{ V}$<br>Dout = disable                                                  |       |
| Output high voltage                                           | $V_{OH}$   | 2.4   | $V_{CC}$ | 2.4   | $V_{CC}$ | 2.4   | $V_{CC}$ | V             | High Iout = -2 mA                                                                                                |       |
| Output low voltage                                            | $V_{OL}$   | 0     | 0.4      | 0     | 0.4      | 0     | 0.4      | V             | Low Iout = 2 mA                                                                                                  |       |

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.  
2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .  
3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

# HB56TW432D Series, HB56TW433D Series

## DC Characteristics (Ta = 0 to 70°C, V<sub>CC</sub> = 3.3 V ± 0.3V, V<sub>SS</sub> = 0 V) (HB56TW433D)

| Parameter                                                     | Symbol            | 50 ns |                 | 60 ns |                 | 70 ns |                 | Unit | Test conditions                                                                                           | Notes |
|---------------------------------------------------------------|-------------------|-------|-----------------|-------|-----------------|-------|-----------------|------|-----------------------------------------------------------------------------------------------------------|-------|
|                                                               |                   | Min   | Max             | Min   | Max             | Min   | Max             |      |                                                                                                           |       |
| Operating current                                             | I <sub>CC1</sub>  | —     | 800             | —     | 720             | —     | 640             | mA   | t <sub>RC</sub> = min                                                                                     | 1, 2  |
| Standby current                                               | I <sub>CC2</sub>  | —     | 16              | —     | 16              | —     | 16              | mA   | TTL interface<br>R <sub>AS</sub> , C <sub>AS</sub> = V <sub>IH</sub><br>Dout = High-Z                     |       |
|                                                               |                   | —     | 8               | —     | 8               | —     | 8               | mA   | CMOS interface<br>R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> − 0.2 V<br>Dout = High-Z            |       |
| Standby current (L-version)                                   | I <sub>CC2</sub>  | —     | 0.8             | —     | 0.8             | —     | 0.8             | mA   | CMOS interface<br>R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> − 0.2 V<br>Dout = High-Z            |       |
| R <sub>AS</sub> -only refresh current                         | I <sub>CC3</sub>  | —     | 800             | —     | 720             | —     | 640             | mA   | t <sub>RC</sub> = min                                                                                     | 2     |
| Standby current                                               | I <sub>CC5</sub>  | —     | 40              | —     | 40              | —     | 40              | mA   | R <sub>AS</sub> = V <sub>IH</sub> , C <sub>AS</sub> = V <sub>IL</sub><br>Dout = enable                    | 1     |
| C <sub>AS</sub> -before-R <sub>AS</sub> refresh current       | I <sub>CC6</sub>  | —     | 800             | —     | 720             | —     | 640             | mA   | t <sub>RC</sub> = min                                                                                     |       |
| Fast page mode current                                        | I <sub>CC7</sub>  | —     | 720             | —     | 640             | —     | 560             | mA   | t <sub>PC</sub> = min                                                                                     | 1, 3  |
| Battery backup current (Standby with CBR refresh) (L-version) | I <sub>CC10</sub> | —     | 2.4             | —     | 2.4             | —     | 2.4             | mA   | CMOS interface<br>Dout = High-Z<br>CBR refresh:<br>t <sub>RC</sub> = 62.5 μs<br>t <sub>RAS</sub> ≤ 0.3 μs |       |
| Self refresh mode current (L-version)                         | I <sub>CC11</sub> | —     | 1.6             | —     | 1.6             | —     | 1.6             | mA   | CMOS interface<br>R <sub>AS</sub> , C <sub>AS</sub> ≤ 0.2 V<br>Dout = High-Z                              |       |
| Input leakage current                                         | I <sub>LI</sub>   | −10   | 10              | −10   | 10              | −10   | 10              | μA   | 0 V ≤ Vin ≤ 4.6 V                                                                                         |       |
| Output leakage current                                        | I <sub>LO</sub>   | −10   | 10              | −10   | 10              | −10   | 10              | μA   | 0 V ≤ Vout ≤ 4.6 V<br>Dout = disable                                                                      |       |
| Output high voltage                                           | V <sub>OH</sub>   | 2.4   | V <sub>CC</sub> | 2.4   | V <sub>CC</sub> | 2.4   | V <sub>CC</sub> | V    | High Iout = −2 mA                                                                                         |       |
| Output low voltage                                            | V <sub>OL</sub>   | 0     | 0.4             | 0     | 0.4             | 0     | 0.4             | V    | Low Iout = 2 mA                                                                                           |       |

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.
2. Address can be changed once or less while R<sub>AS</sub> = V<sub>IL</sub>.
3. Address can be changed once or less while C<sub>AS</sub> = V<sub>IH</sub>.

**Capacitance** ( $T_a = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ )

| Parameter                                     | Symbol    | Typ | Max | Unit | Notes |
|-----------------------------------------------|-----------|-----|-----|------|-------|
| Input capacitance (Address)                   | $C_{I1}$  | —   | 68  | pF   | 1     |
| Input capacitance ( $\overline{\text{WE}}$ )  | $C_{I2}$  | —   | 76  | pF   | 1     |
| Input capacitance ( $\overline{\text{CAS}}$ ) | $C_{I3}$  | —   | 29  | pF   | 1     |
| Input capacitance ( $\overline{\text{RAS}}$ ) | $C_{I4}$  | —   | 43  | pF   | 1     |
| I/O capacitance (DQ)                          | $C_{I/O}$ | —   | 17  | pF   | 1, 2  |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

**AC Characteristics** ( $T_a = 0$  to  $70^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ) <sup>\*1, \*2, \*17</sup>
**Test Conditions**

- Input rise and fall times: 5 ns
- Input levels: 0 V, 3.0 V
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

HB56TW432D Series, HB56TW433D Series

Read, Write, and Refresh Cycles (Common parameters)

| Parameter                                                   | Symbol           | 50 ns |       | 60 ns |       | 70 ns |       | Unit | Notes |
|-------------------------------------------------------------|------------------|-------|-------|-------|-------|-------|-------|------|-------|
|                                                             |                  | Min   | Max   | Min   | Max   | Min   | Max   |      |       |
| Random read or write cycle time                             | t <sub>RC</sub>  | 90    | —     | 110   | —     | 130   | —     | ns   |       |
| RAS precharge time                                          | t <sub>RP</sub>  | 30    | —     | 40    | —     | 50    | —     | ns   |       |
| CAS precharge time                                          | t <sub>CP</sub>  | 8     | —     | 10    | —     | 10    | —     | ns   |       |
| RAS pulse width                                             | t <sub>RAS</sub> | 50    | 10000 | 60    | 10000 | 70    | 10000 | ns   |       |
| CAS pulse width                                             | t <sub>CAS</sub> | 13    | 10000 | 15    | 10000 | 18    | 10000 | ns   |       |
| Row address setup time                                      | t <sub>ASR</sub> | 0     | —     | 0     | —     | 0     | —     | ns   |       |
| Row address hold time                                       | t <sub>RAH</sub> | 8     | —     | 10    | —     | 10    | —     | ns   |       |
| Column address setup time                                   | t <sub>ASC</sub> | 0     | —     | 0     | —     | 0     | —     | ns   |       |
| Column address hold time                                    | t <sub>CAH</sub> | 8     | —     | 10    | —     | 15    | —     | ns   |       |
| RAS to CAS delay time                                       | t <sub>RCD</sub> | 18    | 37    | 20    | 45    | 20    | 52    | ns   | 3     |
| RAS to column address delay time                            | t <sub>RAD</sub> | 13    | 25    | 15    | 30    | 15    | 35    | ns   | 4     |
| RAS hold time                                               | t <sub>RSH</sub> | 13    | —     | 15    | —     | 18    | —     | ns   |       |
| CAS hold time                                               | t <sub>CSH</sub> | 50    | —     | 60    | —     | 70    | —     | ns   |       |
| CAS to RAS precharge time                                   | t <sub>CRP</sub> | 5     | —     | 5     | —     | 5     | —     | ns   |       |
| CAS delay time from Din                                     | t <sub>DZC</sub> | 0     | —     | 0     | —     | 0     | —     | ns   |       |
| Transition time (rise and fall)                             | t <sub>T</sub>   | 3     | 50    | 3     | 50    | 3     | 50    | ns   | 5     |
| Refresh period<br>(HB56TW432D: 4,096 cycles)                | t <sub>REF</sub> | —     | 64    | —     | 64    | —     | 64    | ms   |       |
| Refresh period<br>(HB56TW432D: 4,096 cycles)<br>(L-version) | t <sub>REF</sub> | —     | 128   | —     | 128   | —     | 128   | ms   |       |
| Refresh period<br>(HB56TW433D: 2,048 cycles)                | t <sub>REF</sub> | —     | 32    | —     | 32    | —     | 32    | ms   |       |
| Refresh period<br>(HB56TW433D: 2,048 cycles)<br>(L-version) | t <sub>REF</sub> | —     | 128   | —     | 128   | —     | 128   | ms   |       |

## Read Cycle

| Parameter                                           | Symbol           | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes    |
|-----------------------------------------------------|------------------|-------|-----|-------|-----|-------|-----|------|----------|
|                                                     |                  | Min   | Max | Min   | Max | Min   | Max |      |          |
| Access time from $\overline{\text{RAS}}$            | $t_{\text{RAC}}$ | —     | 50  | —     | 60  | —     | 70  | ns   | 6, 7     |
| Access time from $\overline{\text{CAS}}$            | $t_{\text{CAC}}$ | —     | 13  | —     | 15  | —     | 18  | ns   | 7, 8, 15 |
| Access time from address                            | $t_{\text{AA}}$  | —     | 25  | —     | 30  | —     | 35  | ns   | 7, 9, 15 |
| Read command setup time                             | $t_{\text{RCS}}$ | 0     | —   | 0     | —   | 0     | —   | ns   |          |
| Read command hold time to $\overline{\text{CAS}}$   | $t_{\text{RCH}}$ | 0     | —   | 0     | —   | 0     | —   | ns   | 10       |
| Read command hold time to $\overline{\text{RAS}}$   | $t_{\text{RRH}}$ | 5     | —   | 5     | —   | 5     | —   | ns   | 10       |
| Column address to $\overline{\text{RAS}}$ lead time | $t_{\text{RAL}}$ | 25    | —   | 30    | —   | 35    | —   | ns   |          |
| Column address to $\overline{\text{CAS}}$ lead time | $t_{\text{CAL}}$ | 25    | —   | 30    | —   | 35    | —   | ns   |          |
| $\overline{\text{CAS}}$ to output in low-Z          | $t_{\text{CLZ}}$ | 0     | —   | 0     | —   | 0     | —   | ns   |          |
| Output data hold time                               | $t_{\text{OH}}$  | 3     | —   | 3     | —   | 3     | —   | ns   |          |
| Output buffer turn-off time                         | $t_{\text{OFF}}$ | —     | 13  | —     | 15  | —     | 15  | ns   | 11       |
| $\overline{\text{CAS}}$ to Din delay time           | $t_{\text{CDD}}$ | 13    | —   | 15    | —   | 18    | —   | ns   |          |

## Write Cycle

| Parameter                 | Symbol           | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|---------------------------|------------------|-------|-----|-------|-----|-------|-----|------|-------|
|                           |                  | Min   | Max | Min   | Max | Min   | Max |      |       |
| Write command setup time  | $t_{\text{WCS}}$ | 0     | —   | 0     | —   | 0     | —   | ns   | 12    |
| Write command hold time   | $t_{\text{WCH}}$ | 8     | —   | 10    | —   | 15    | —   | ns   |       |
| Write command pulse width | $t_{\text{WP}}$  | 8     | —   | 10    | —   | 10    | —   | ns   |       |
| Data-in setup time        | $t_{\text{DS}}$  | 0     | —   | 0     | —   | 0     | —   | ns   | 13    |
| Data-in hold time         | $t_{\text{DH}}$  | 8     | —   | 10    | —   | 15    | —   | ns   | 13    |

HB56TW432D Series, HB56TW433D Series

Refresh Cycle

| Parameter                             | Symbol           | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|---------------------------------------|------------------|-------|-----|-------|-----|-------|-----|------|-------|
|                                       |                  | Min   | Max | Min   | Max | Min   | Max |      |       |
| CAS setup time<br>(CBR refresh cycle) | t <sub>CSR</sub> | 5     | —   | 5     | —   | 5     | —   | ns   |       |
| CAS hold time<br>(CBR refresh cycle)  | t <sub>CHR</sub> | 8     | —   | 10    | —   | 10    | —   | ns   |       |
| WE setup time<br>(CBR refresh cycle)  | t <sub>WRP</sub> | 0     | —   | 0     | —   | 0     | —   | ns   |       |
| WE hold time<br>(CBR refresh cycle)   | t <sub>WRH</sub> | 8     | —   | 10    | —   | 10    | —   | ns   |       |
| RAS precharge to CAS hold<br>time     | t <sub>RPC</sub> | 5     | —   | 5     | —   | 5     | —   | ns   |       |

Fast Page Mode Cycle

| Parameter                           | Symbol            | 50 ns |        | 60 ns |        | 70 ns |        | Unit | Notes |
|-------------------------------------|-------------------|-------|--------|-------|--------|-------|--------|------|-------|
|                                     |                   | Min   | Max    | Min   | Max    | Min   | Max    |      |       |
| Fast page mode cycle time           | t <sub>PC</sub>   | 35    | —      | 40    | —      | 45    | —      | ns   |       |
| Fast page mode RAS pulse<br>width   | t <sub>RASP</sub> | —     | 100000 | —     | 100000 | —     | 100000 | ns   | 14    |
| Access time from CAS<br>precharge   | t <sub>CPA</sub>  | —     | 30     | —     | 35     | —     | 40     | ns   | 7, 15 |
| RAS hold time from CAS<br>precharge | t <sub>CPRH</sub> | 30    | —      | 35    | —      | 40    | —      | ns   |       |


Self Refresh Mode (L-version)

| Parameter                            | Symbol            | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|--------------------------------------|-------------------|-------|-----|-------|-----|-------|-----|------|-------|
|                                      |                   | Min   | Max | Min   | Max | Min   | Max |      |       |
| RAS pulse width<br>(Self refresh)    | t <sub>RASS</sub> | 100   | —   | 100   | —   | 100   | —   | μs   |       |
| RAS precharge time<br>(Self refresh) | t <sub>RPS</sub>  | 90    | —   | 110   | —   | 130   | —   | ns   |       |
| CAS hold time (Self refresh)         | t <sub>CHS</sub>  | −50   | —   | −50   | —   | −50   | —   | ns   |       |


- Notes:
1. AC measurements assume  $t_T = 5 \text{ ns}$ .
  2. An initial pause of  $200 \mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles are required.
  3. Operation with the  $t_{\text{RCD}} (\text{max})$  limit insures that  $t_{\text{RAC}} (\text{max})$  can be met,  $t_{\text{RCD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}} (\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  4. Operation with the  $t_{\text{RAD}} (\text{max})$  limit insures that  $t_{\text{RAC}} (\text{max})$  can be met,  $t_{\text{RAD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}} (\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  5.  $V_{\text{IH}} (\text{min})$  and  $V_{\text{IL}} (\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}} (\text{min})$  and  $V_{\text{IL}} (\text{max})$ .
  6. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  7. Measured with a load circuit equivalent to 1 TTL loads and  $100 \text{ pF}$ .
  8. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max})$  and  $t_{\text{RCD}} + t_{\text{CAC}} (\text{max}) \geq t_{\text{RAD}} + t_{\text{AA}} (\text{max})$ .
  9. Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$  and  $t_{\text{RCD}} + t_{\text{CAC}} (\text{max}) \leq t_{\text{RAD}} + t_{\text{AA}} (\text{max})$ .
  10. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  11.  $t_{\text{OFF}} (\text{max})$  defines the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  12. Early write cycle only ( $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$ ).
  13. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in early write cycles.
  14.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in Fast page mode cycles.
  15. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .
  16. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{\text{CC}} / V_{\text{SS}}$  line noise, which causes to degrade  $V_{\text{IH}} \text{ min.} / V_{\text{IL}} \text{ max.}$  level.
  17. All the  $V_{\text{CC}}$  and  $V_{\text{SS}}$  pins shall be supplied with the same voltages.
  18. Please do not use  $t_{\text{RASS}}$  timing,  $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{\text{RASS}} \geq 100 \mu\text{s}$ , then  $\overline{\text{RAS}}$  precharge time should use  $t_{\text{RPS}}$  instead of  $t_{\text{RP}}$ .
  19. If you use distributed CBR refresh mode with  $15.6 \mu\text{s}$  interval in normal read/write cycle, CBR refresh should be executed within  $15.6 \mu\text{s}$  immediately after exiting from and before entering into self refresh mode.
  20. If you use  $\overline{\text{RAS}}$  only refresh or CBR burst refresh mode in normal read/write cycle, 4096 or 2048 cycles (4096 cycles: HB56TW432D Series, 2048 cycles: HB56TW433D Series) of distributed CBR refresh with  $15.6 \mu\text{s}$  interval should be executed within 64 or 32 ms (64 ms: HB56TW432D Series, 32 ms: HB56TW433D Series) immediately after exiting from and before entering into the self refresh mode.
  21. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self fresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
  22. XXX: H or L (H:  $V_{\text{IH}} (\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}} (\text{max})$ , L:  $V_{\text{IL}} (\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}} (\text{max})$ )  
 /////////////// Invalid Dout  
 When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .

Timing Waveforms\*22


Read Cycle




Early Write Cycle




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



Hidden Refresh Cycle




Fast Page Mode Read Cycle




HB56TW432D Series, HB56TW433D Series

Fast Page Mode Early Write Cycle




Self Refresh Cycle (L-version)\* 18, 19, 20, 21



HB56TW432D Series, HB56TW433D Series

Physical Outline

Unit :  $\frac{\text{mm}}{\text{inch}}$



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## **Hitachi, Ltd.**

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

## **For further information write to:**

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

# HB56TW432D Series, HB56TW433D Series

---

## Revision Record

| Rev. | Date          | Contents of Modification | Drawn by | Approved by |
|------|---------------|--------------------------|----------|-------------|
| 1.0  | Feb. 27, 1997 | Initial issue            |          |             |

---