
# **5810-F**

## Bimos II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS



Driver Supply Voltage, V <sub>BB</sub>
Continuous Output Current Range,
I <sub>OUT</sub> 40 mA to +15 mA
Input Voltage Range,
V <sub>IN</sub> 0.3 V to V <sub>DD</sub> + 0.3 V
Package Power Dissipation, P <sub>D</sub>
(UCN5810AF) 2.27 W*
(UCN5810EPF) 1.78 W*
(UCN5810LWF) 1.56 W*
Operating Temperature Range,
T <sub>A</sub> <b>-20°C to +85°C</b>
Storage Temperature Range,
T <sub>s</sub> <b>-55°C to +150°C</b>

\*Derate linearly to 0 W at +150°C.

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note that the UCN5810AF (dual in-line package) and UCN5810LWF (small-outline IC package) are electrically identical and share a common pin number assignment. The UCN5810AF, UCN5810EPF, and UCN5810LWF combine a 10-bit CMOS shift register and accompanying data latches, control circuitry, bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and -40 mA output ratings also allow these devices to be used in many other peripheral power driver applications. The UCN5810AF/EPF/LWF feature reduced supply requirements (active DMOS pull-downs) and lower saturation voltages when compared with the original UCN5810A.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, serial-data input rates are typically over 5 MHz, with significantly higher speeds obtainable at 12 V. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCN5811A (12 bits), UCN5812AF/EPF (20 bits), and UCN5818AF/EPF (32 bits).

The UCN5810AF/EPF/LWF output source drivers are NPN Darlingtons capable of sourcing up to 40 mA. The DMOS active pulldowns are capable of sinking up to 15 mA. For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned on by the BLANKING input high.

The UCN5810AF is furnished in an 18-pin dual in-line plastic package. The UCN5810EPF is furnished in a 20-lead plastic chip carrier. The UCN5810LWF is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to source 25 mA from all outputs continuously, over the entire operating temperature range. All devices are also available for operation between -40°C and +85°C. To order, change the prefix from 'UCN' to 'UCQ'.


#### FEATURES

- High-Speed Source Drivers
- 60 V Minimum
  Output Breakdown
- Improved Replacements for TL4810B
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- To 3.3 MHz Data Input Rate
- Active DMOS Pull-Downs


Always order by complete part number, e.g., UCN5810AF .




UCN5810EPF



#### UCN5810LWF



Dwg. PP-029-1




Dwg. GP-024A




FUNCTIONAL BLOCK DIAGRAM LOGIC SUPPLY V<sub>DD</sub> -O CLOCK O SERIAL SERIAL DATA OUT SERIAL-PARALLEL SHIFT REGISTER C DATA IN STROBE O LATCHES BLANKING C MOS BIPOLAR LOAD V<sub>BB</sub> 0 SUPPLY A Ċ Ċ Ó OUTN GROUND OUT 1 OUT 2 OUT 3 Dwg. FP-013-1

### **TYPICAL INPUT CIRCUIT**



Dwg. EP-010-4A

#### **TYPICAL OUTPUT DRIVER**




Dwg. No. A-14,219

115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1988, 1998, Allegro MicroSystems, Inc.

## ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{BB} = 60$ V unless otherwise noted.

			Limits @ $V_{DD} = 5 V$			Limits			
Characteristic	Symbol	Test Conditions	MIn.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = 0 V, T <sub>A</sub> = +70°C	—	-5.0	-15	_	-5.0	-15	μΑ
Output Voltage	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = -25 mA	58	58.5		58	58.5		V
	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 1 mA	-	1.0	1.5	—	_	—	V
		I <sub>OUT</sub> = 2 mA	—	—	—	—	1.0	1.5	V
Output Pull-Down Current	I <sub>OUT(0)</sub>	$V_{OUT} = 5 V \text{ to } V_{BB}$	2.0	3.5	_	_	_	_	mA
		V <sub>OUT</sub> = 20 V to V <sub>BB</sub>	-	_	_	8.0	13		mA
Input Voltage	V <sub>IN(1)</sub>		3.5	_	5.3	10.5		12.3	V
	V <sub>IN(0)</sub>		-0.3	_	+0.8	-0.3		+0.8	V
Input Current	I <sub>IN(1)</sub>	V <sub>IN</sub> = V <sub>DD</sub>	-	_	100	_		240	μΑ
	I <sub>IN(0)</sub>	V <sub>IN</sub> = 0.8 V	-	-0.05	-0.5	_	-0.1	-1.0	μΑ
Serial Data Output Voltage	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = -200 μA	4.5	4.7	_	11.7	11.8	_	V
	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 200 μA	-	200	250	—	100	200	mV
Maximum Clock Frequency	f <sub>clk</sub>		3.3	5.0		—	7.5		MHz
Supply Current	I <sub>DD(1)</sub>	All Outputs High	—	100	300		200	500	μA
	I <sub>DD(0)</sub>	All Outputs Low	—	100	300	_	200	500	μA
	I <sub>BB(1)</sub>	Outputs High, No Load	—	0.7	2.0		0.7	2.0	mA
	I <sub>BB(0)</sub>	Outputs Low	-	10	100	_	10	100	μA
Blanking to Output Delay	t <sub>PHL</sub>	C <sub>L</sub> = 30 pF, 50% to 50%	-	2000		_	1000	_	ns
	t <sub>PLH</sub>	C <sub>L</sub> = 30 pF, 50% to 50%	-	1000		—	850		ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 30 pF, 90% to 10%	-	1450	_	—	650		ns
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 30 pF, 10% to 90%		650		_	700		ns

Negative current is defined as coming out of (sourcing) the specified device terminal.



#### **TIMING CONDITIONS**

(T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5.0 V, Logic Levels are V<sub>DD</sub> and Ground)

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
B. Minimum Data Active Time After Clock Pulse	
(Data Hold Time)	75 ns
C.Minimum Data Pulse Width	. 150 ns
D.Minimum Clock Pulse Width	.150 ns
E.Minimum Time Between Clock Activation and Strobe	. 300 ns
F. Minimum Strobe Pulse Width	. <b>100 ns</b>
G. Typical Time Between Strobe Activation and	
Output Transition	. 500 ns

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

Serial		Shift Register Contents					Serial	1	Latch Contents						Output Contents							
	Clock Input		I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Data Output	Strobe Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Blanking	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>
Н	Г	н	R <sub>1</sub>	R <sub>2</sub>		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>														
L	Г	L	R <sub>1</sub>	$R_2$		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>														
Х	l	R <sub>1</sub>	$R_2$	$R_3$		R <sub>N-1</sub>	R <sub>N</sub>	R <sub>N</sub>														
		х	Х	Х		Х	Х	х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>N-1</sub>	$R_N$							
		Р <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	P <sub>N</sub>	P <sub>N</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	P <sub>N</sub>	L	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	P <sub>N</sub>
										Х	Х	Х		Х	Х	н	L	L	L		L	L


#### **TRUTH TABLE**

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



#### **UCN5810AF**

**Dimensions in Inches** (controlling dimensions)



3.81

2.93 ¥

Dwg. MA-001-18A mm


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

\_0.558 0.356

0.39 MIN

Lead spacing tolerance is non-cumulative.
 Lead thickness is measured at seating plane or below.

#### UCN5810EPF



**Dimensions in Inches** 


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Dwg. MA-005-20A mm

#### UCN5810LWF



NOTES:1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative.

## BiMOS II (Series 5800) & DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

Function	Output F	Ratings *	Part Number †							
SERIAL-INPUT LATCHED DRIVERS										
8-Bit (saturated drivers)	-120 mA	50 V‡	5895							
8-Bit	350 mA	50 V	5821							
8-Bit	350 mA	80 V	5822							
8-Bit	350 mA	50 V‡	5841							
8-Bit	350 mA	80 V‡	5842							
9-Bit	1.6 A	50 V	5829							
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10							
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811							
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812							
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818							
32-Bit	100 mA	30 V	5833							
32-Bit (saturated drivers)	100 mA	40 V	5832							
PARAL	LEL-INPUT LATCHED D	RIVERS								
4-Bit	350 mA	50 V‡	5800							
8-Bit	-25 mA	60 V	5815							
8-Bit	350 mA	50 V‡	5801							
SPE	CIAL-PURPOSE FUNCT	IONS								
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804							
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817							

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and

reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000