



# STP80NS04Z

## N - CHANNEL CLAMPED 7.5mΩ - 80A - TO-220 FULLY PROTECTED MESH OVERLAY™ MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STP80NS04Z	CLAMPED	<0.008 Ω	80 A

- TYPICAL R<sub>DS(on)</sub> = 0.0075 Ω
- 100% AVALANCHE TESTED
- LOW CAPACITANCE AND GATE CHARGE
- 175 °C MAXIMUM JUNCTION TEMPERATURE

### DESCRIPTION



This fully clamped Mosfet is produced by using the latest advanced Company's Mesh Overlay process which is based on a novel strip layout. The inherent benefits of the new technology coupled with the extra clamping capabilities make this product particularly suitable for the harshest operation conditions such as those encountered in the automotive environment. Any other application requiring extra ruggedness is also recommended.

### APPLICATIONS

- ABS, SOLENOID DRIVERS
- MOTOR CONTROL
- DC-DC CONVERTERS

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	CLAMPED	V
V <sub>DG</sub>	Drain- gate Voltage	CLAMPED	V
V <sub>GS</sub>	Gate-source Voltage	CLAMPED	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	80	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	60	A
I <sub>DG</sub>	Drain Gate Current (continuous)	± 50	mA
I <sub>GS</sub>	Gate Source Current (continuous)	± 50	mA
I <sub>DM(•)</sub>	Drain Current (pulsed)	320	A
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	160	W
	Derating Factor	1.06	W/°C
V <sub>ESD(G-S)</sub>	Gate-Source ESD (HBM - C= 100pF, R=1.5 kΩ)	2	kV
V <sub>ESD(G-D)</sub>	Gate-Drain ESD (HBM - C= 100pF, R=1.5 kΩ)	4	kV
V <sub>ESD(D-S)</sub>	Drain-Source ESD (HBM - C= 100pF, R=1.5 kΩ)	4	kV
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
T <sub>j</sub>	Max. Operating Junction Temperature	-40 to 175	°C



## STP80NS04Z

### THERMAL DATA

R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	0.94	°C/W
R <sub>thj-case</sub>	Thermal Resistance Junction-case	Typ	0.65	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	62.5	°C/W
R <sub>thc-sink</sub>	Thermal Resistance Case-sink	Typ	0.5	°C/W
T <sub>l</sub>	Maximum Lead Temperature For Soldering Purpose		300	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	80	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 30 V)	500	mJ

### ELECTRICAL CHARACTERISTICS (T<sub>case</sub> = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>CLAMP</sub>	Drain-Gate Breakdown Voltage	I <sub>D</sub> = 1 mA V <sub>GS</sub> = 0 -40 < T <sub>j</sub> < 175 °C	34			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 16 V T <sub>j</sub> = 175 °C			50	μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 10 V T <sub>j</sub> = 175 °C V <sub>GS</sub> = ± 16 V T <sub>j</sub> = 175 °C			50 150	μA μA
V <sub>GSS</sub>	Gate-Source Breakdown Voltage	I <sub>G</sub> = 100 μA	18			V

ON (\*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> I <sub>D</sub> = 1 mA -40 < T <sub>j</sub> < 150 °C	1.7	3	4.2	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V I <sub>D</sub> = 40 A V <sub>GS</sub> = 16V I <sub>D</sub> = 40 A		8 7.5	9 8	mΩ mΩ
I <sub>D(on)</sub>	On State Drain Current	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> V <sub>GS</sub> = 10 V	80			A

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> I <sub>D</sub> = 40 A	30	50		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		4000	5400	pF
C <sub>oss</sub>	Output Capacitance			1250	1700	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			230	320	pF

**ELECTRICAL CHARACTERISTICS** (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$Q_g$	Total Gate Charge	$V_{DD} = 16\text{ V}$ $I_D = 80\text{ A}$ $V_{GS} = 10\text{ V}$		105	142	nC
$Q_{gs}$	Gate-Source Charge			24		nC
$Q_{gd}$	Gate-Drain Charge			41		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$	Off-voltage Rise Time	$V_{CLAMP} = 30\text{ V}$ $I_D = 80\text{ A}$		60	80	ns
$t_f$	Fall Time	$R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$		140	190	ns
$t_c$	Cross-over Time	(see test circuit, figure 5)		220	300	ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				80	A
$I_{SDM}(\bullet)$	Source-drain Current (pulsed)				320	A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 80\text{ A}$ $V_{GS} = 0$			1.5	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 80\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_r = 25\text{ V}$ $T_j = 150\text{ }^\circ\text{C}$		75		ns
$Q_{rr}$	Reverse Recovery Charge	(see test circuit, figure 5)		0.21		$\mu\text{C}$
$I_{RRM}$	Reverse Recovery Current			6		A

(\*) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %  
 (•) Pulse width limited by safe operating area

Safe Operating Area




Thermal Impedance




# STP80NS04Z


## Output Characteristics




## Transfer Characteristics




## Transconductance




## Static Drain-source On Resistance




## Gate Charge vs Gate-source Voltage




## Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Zero Gate Voltage Drain Current vs Temperature



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



## TO-220 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
C	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
E	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.