



Configurable H-Bridge Driver

FEATURES

- H-Bridge or Dual Half-Bridge Operation Cross-Conduction Protected
- 20- to 40-V Supply
- Static (dc) Operation
- Cross-Conduction ProtectedCurrent Limit
- Undervoltage Lockout
- ESD Protected
- Fault Output


DESCRIPTION

The Si9978DW is an integrated driver for an n-channel MOSFET H-bridge. The mode control allows operation as either a full H-bridge driver or as two independent half-bridges. The DIR/PWM input configuration allows easy implementation of either sign/magnitude or anti-phase PWM drive schemes for full H-bridges. Schmitt triggers on the inputs provide logic signal compatibility and hysteresis for increased noise immunity. An internal low-voltage regulator allows the device to be powered directly from a system supply of 20 to 40 volts. All n-channel gates are driven directly from low-impedance outputs. The addition of one external

capacitor per half-bridge allows internal circuitry to level shift both the power supply and logic signal for the high-side n-channel gate drives. Internal charge pumps replace leakage current lost in the high-side driver circuits to provide "static" (dc) operation in any output condition. Protection features include an undervoltage lockout, cross-conduction prevention logic, and overcurrent monitors.

The Si9978DW is available in the 24-pin wide-body SOIC (surface mount) package, specified to operate over the industrial (-40 to +85°C) temperature range.

FUNCTIONAL BLOCK DIAGRAM



Si9978DW

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS

Voltage on pins 2-7 with respect to ground0.3 to V_{DD} + 0.3 V	Operating Temperature (T _A)40 to +85°C
Voltage on pin 240.3 to 50 V	Storage Temperature
Voltage on pins 17, 19, 21, 230.3 to +60 V	Maximum Junction Temperature (T _J)150°C
Voltage on pins 18, 22	Power Dissipation

RECOMMENDED OPERATING CONDITIONS

V+	 +20 to 40 V _{DC}
R _Δ , R _R	 100 kΩ

		Test Conditions Unless Otherwise Specified				
Parameter	Symbol	V+ = 20 to 40 V	Min ^a	Typ ^b	Max ^a	Unit
Power	•			.		
Supply Voltage Range	V+		20		40	V
Logic Voltage	V_{DD}		14.5	16	17.5	7 V
Supply Current	l+	I _{DD} = 0 mA		3	5	mA
Inputs (DIR, PWM, EN, QS, M	ODE, BRK)					
High-State	V_{IH}		4.0			V
Low-State	V_{IL}				1.0	7 V
High-State Input Current	I _{IH}	$V_{IH} = V_{DD}$			10	μΑ
Low-State Input Current	I _{IL}	V _{IL} = 0 V	-100	-50	-25	μΑ
Outputs	•					•
Low-Side Gate Drive, High State	V_{GBH}		14	16	17.5	
Low-Side Gate Drive, Low State	V_{GBL}				1	
High-Side Gate Drive, High State	V_{GTH}	0 0 0 0 0	14	16	18	V
High-Side Gate Drive, Low State	V_{GTL}	$S_{A, B} = 0 V$			1	
Capacitor Voltage ^c	V_{CAP}	V+ = 40 V		55		
Low-Side Switching, Rise Time	t _{rL}			110		
Low-Side Switching, Fall Time	t_fL	Rise Time = 1 to 10 V Fall Time = 10 to 1 V		50		
High-Side Switching, Rise Time	t _{rH}	$C_L = 600 \text{ pF}$		110		ns
High-Side Switching, Fall Time	t _{fH}			50		
Break-Before-Make Time				250		
FAULT, CL	V _{OL}	I _{OL} = 1 mA			0.4	V
FAULT, CL Leakage Current	I _{OH}	FAULT, CL = V _{DD}		0.2	10	μA
Protection						
Low-Side Undervoltage Lockout	UVLL			0.8 V _{DD}		
Low-Side Hysteresis	V_{H}			0.8		V
High-Side Undervoltage Lockout	UVLH	S _{A, B} = 0 V		V _{DD} -3.3 V		



SPECIFICATIONS											
		Test Conditions Unless Otherwise Specified	Limits -40 to 85°C								
Parameter	Symbol	V+ = 20 to 40 V	Min ^a	Typ ^b	Max ^a	Unit					
Current Limit	Current Limit										
Comparator Input Bias Current	I _{IB}		-5	-0.2	5	μA					
Comparator Threshold Voltage	V _{TH}	T _A = 25°C	100	110	mV						
Comparator Threshold Voltage			85		115	IIIV					
One Shot Pulse Width	+	$R_A, R_B = 100 \text{ k}\Omega, C_A, C_B = 100 \text{ pF}$	8	10	12	116					
One Shot Fuise Width	t _p	R_A , $R_B = 100 \text{ k}\Omega$, C_A , $C_B = 0.001 \mu\text{F}$	80	100	120	μs					
Propagation Delay	t _{pd}	C _L = 600 pF		600		ns					

Notes:

TRUTH TABLE

H-BRI	H-BRIDGE MODEL														
MODE	DIR/ IN _A	EN/ EN _A	QS/ IN _B	PWM/ EN _B	BRK	IL _A +	IL _B +	GT _A	GB _A	GT _B	GB _B	CL/ FAULT _B	FAULT/ FAULT _A	Condition	
1	1	1	1	JIL	0	L	Χ	Н	L	L	JL	1	1		
1	1	1	0	JL	0	L	Χ	5	L	L	7	1	1	Normal	
1	0	1	1	L	0	L	Х	L	4	Η	L	1	1	Operation	
1	0	1	0	Л	0	L	Х	L	JL	Л	L	1	1		
1	Х	1	Х	Х	1	L	Х	L	Н	K	Н	1	1	Brake	
1	Х	0	Х	Х	Х	L	Х	L	L	L	L	1	1	Disable	
1	Х	1	Х	Х	0	7	Х	L	L	L	L	7	T	Overcurrent	
1	Х	Х	Х	Х	Х	Х	X	L	L	L	L	1	0	Undervoltage on V _{DD}	

HALF	HALF-BRIDGE MODEL														
MODE	DIR/ IN _A	EN/ EN _A	QS/ IN _B	PWM/ EN _B	BRK	IL _A +	IL _B +	GT _A	GB _A	GT _B	GB _B	CL/ FAULT _B	FAULT/ FAULT _A	Condition	
0	1	1	Χ	0	Х	L	L	Н	L	L	L	1	1	Normal Operation	
0	0	1	Х	0	Х	L	L	L	Н	L	L	1	1		
0	Х	0	1	1	Χ	L	L	L	L	Н	L	1	1		
0	Х	0	0	1	Х	L	L	L	L	L	Н	1	1		
0	Х	1	х	х	Х	Л	Х	L	L	Х	Х	1	T	Overcurrent on A	
0	Х	Х	Х	1	Х	Х	几	х	Х	L	L	디	1	Overcurrent on B	
0	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	0	0	Undervoltage on V _{DD}	


a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

c. $V_{CAP} = (V+) + (V_{DD})$

VISHAY

PIN CONFIGURATION



PIN DESCRIPTION

Pin 1: V_{DD}

 V_{DD} is an internally generated voltage. It is connected to this pin to allow connection of a decoupling capacitor. A minimum of 1 μF is recommended.

Pin 2: EN/ENA

The EN input allows normal operation when at logic "1", and turns all gate drive outputs off when at logic "0". When the mode pin is at logic "1", EN controls the entire H-bridge. When the mode pin is at logic "0", this pin becomes the ENABLE pin for half-bridge A.

Pin 3: DIR/IN_△

The function of this pin is determined by the MODE pin. When the MODE pin is at logic "1", it is the DIR pin, and when MODE is at logic "0", it is the IN_A pin.

As the DIR input, it is the direction control for the H-bridge, and determines which diagonal pair of power MOSFETs is active. A logic "1" turns on ${\rm GT_A}$ and enables ${\rm GB_B}$, while a logic "0" turns on ${\rm GT_B}$ and enables ${\rm GB_A}$. When implementing an anti-phase PWM control, the DIR input serves as the PWM input.

As the ${\rm IN_A}$ pin, it is the input that controls the "A" half-bridge. When at logic "1", the high-side MOSFET is turned on, and when at logic "0", the low-side MOSFET is turned on.

Pin 4: PWM/EN_R

With the mode pin at logic "1", this pin is the PWM input. It controls the switching of the active diagonal pair. A logic "1"

turns the active MOSFETs on, while a logic "0" turns it off. The QS input determines whether the bottom or both bottom and top MOSFETs are switched. When implementing an anti-phase PWM control, the PWM input is connected to a logic "1". When the mode pin is at logic "0", this pin becomes the ENABLE pin for half-bridge B.

Pin 5: QS/INB

With the mode pin at logic "1", this input determines whether the bottom MOSFETs of the H-bridge or both bottom and top MOSFETs switch in response to the PWM signal. A logic "1" on this input enables only the bottom MOSFETs. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, both the bottom and top MOSFETs are enabled.

This input controls the B half-bridge when the MODE pin is at logic "0". When at logic "1", the high-side MOSFET is turned on, and when at logic "0", the low-side MOSFET is turned on.

Pin 6: MODE

This input determines whether the Si9978 functions as an H-bridge or as two independent half-bridges. When the MODE pin is at logic "1", the Si9978 functions as an H-bridge, and when MODE is at logic "0", it functions as two independent half-bridges.

Pin 7: BRK

When this input and MODE are at logic "1", both bottom gate drives are switched high, turning on the bottom MOSFETs. When this input is at logic "0", the Si9978 operates normally.



Pin 8: CL/FAULTB

This is an open drain output which is active low. When the MODE pin is at logic "1", this pin functions as $\overline{\text{CL}}$ and indicates that the H-bridge is in current limit. It stays low for the duration of the current limit one-shot. With the MODE pin at logic "0", it serves as the $\overline{\text{FAULT}}$ output for half-bridge B to indicate when an undervoltage or overcurrent condition is detected. When indicating an overcurrent condition, the output stays low for the duration of the current limit one-shot. The $\overline{\text{FAULT}}$ output resets automatically when the condition clears.

Pin 9: FAULT/FAULT

This is an open drain output which is switched low when an undervoltage or overcurrent condition is detected. When indicating an overcurrent condition, the output stays low for the duration of the current limit one-shot. When the MODE pin is at logic "1", this pin is the H-bridge FAULT output. With the MODE pin at logic "0", it serves as the FAULT output for half-bridge A. The FAULT output resets automatically when the condition clears.

Pin 10: NC

No internal connection.

Pin 11: R_A/C_A

The timing resistor and capacitor for the current limit one-shot are connected to this pin. The values of the resistor and capacitor determine the off time set by the one-shot. The one-shot is triggered when the current limit comparator detects an overcurrent condition.

Pin 12: R_B/C_B

The timing resistor and capacitor for the current limit one-shot are connected to this pin. The values of the resistor and capacitor determine the off time set by the one-shot. The one-shot is triggered when the current limit comparator detects an overcurrent condition.

Pin 13: ILA+ and Pin 14, ILB+

These are the overcurrent sense inputs. Internally, they are connected to the noninverting inputs of the current limit

comparators. Externally they are connected to the source(s) of the low-side MOSFET(s) and the current sense resistor.

Pin 15: GND

The GND pin is the ground return for V+ and the ground reference for the logic. Also, this is the ground reference input for the current limit comparators and is connected to the ground side of the internal 100-mV references. This pin should be connected directly to the ground side of the current sensing resistors.

Pin 16: GB_B and Pin 20, GB_A

These pins drive the gates of the low-side power MOSFETs.

Pin 17: GT_B and Pin 21, GT_A

These pins drive the gates of the high-side power MOSFETs.

Pin 18: S_B and Pin 22, S_A

These are the source connections of the high-side power MOSFETs, the drain of the external low-side power MOSFET, the negative terminal of the bootstrap capacitor, and the output for each half-bridge.

Pin 19: CAP_B and Pin 23, CAP_A

These are the connections for the positive terminals of the bootstrap capacitors C_{BA} and C_{BB} . A 0.01- μF capacitor can be used for most applications.

Pin 24: V+

This is the only external power supply required for the Si9978DW, and must be the same supply used to power the H-bridge it is driving. The Si9978DW powers the low-voltage logic, low-side gate driver, and bootstrap/ charge pump circuits from self-contained voltage regulators which require only a bootstrap capacitor on the CAP pins.

No voltage sensing circuitry monitors V+ directly; however, the low-voltage, internally generated supply and the bootstrap voltage (which are derived from V+) are directly protected by undervoltage monitors.



APPLICATIONS




FIGURE 1. Basic H-Bridge Circuit