

## **20-BIT BUS SWITCH**

#### FEATURES:

- · Bus switches provide zero delay paths
- Low switch on-resistance; 5Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- · Available in SSOP and TSSOP packages


# DESCRIPTION:

The FST32XL384 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.


The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST32XL384 is a 20-bit TTL-compatible bus switch. The BEx pins provide enable control.

# FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.



JUNE 2002

#### **PINCONFIGURATION**



TOP VIEW

#### **INDUSTRIAL TEMPERATURE RANGE**

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to +7	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	Maximum Continuous Channel Current	128	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc, Control, and Switch terminals.

#### CAPACITANCE<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Тур.	Unit
CIN	Control Input Capacitance		4	рF
Ci/o	Switch Input/Output Capacitance	Switch Off	8	pF

NOTES:

1. Capacitance is characterized but not tested.

2.  $T_A = 25^{\circ}C$ , f = 1MHz,  $V_{IN} = 0V$ ,  $V_{OUT} = 0V$ .

### **PIN DESCRIPTION**

Pin Names	I/O	Description	
Ao - A19	I/O	Bus A	
Bo - B19	I/O	Bus B	
BEA	Ι	Enable, 0-4	
BEB	-	Enable, 15-19	
BEC	I	Enable, 5-9	
BED	I	Enable, 10-14	

### FUNCTION TABLE<sup>(1)</sup>

BEA	BEB	B0 - B4	B15 - B19	Description
Н	Н	Z	Z	Disconnect
L	Н	A0 - A4	Z	Connect
Н	L	Z	A15 - A19	Connect
L	L	A0 - A4	A15 - A19	Connect

BEC	BED	B0 - B4	B15 - B19	Description
Н	Н	Z	Z	Disconnect
L	Н	A5 - A9	Z	Connect
Н	L	Z	A10 - A14	Connect
L	L	A5 - A9	A10 - A14	Connect

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

Z = High-Impedance

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Тур. <sup>(2)</sup>	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH for Cont	rol Inputs	2	—	_	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control	ol Inputs	_	_	0.8	V
Ін	Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μA
lıl	Input LOW Current	-	VI = GND	_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
Iozl	(3-State Output Pins)		Vo = GND	_	_	±1	
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		_	300	_	mA
νικ	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
Ron	Switch On Resistance <sup>(4)</sup>	Vcc = Min., VIN = OV, ION = 30m	hΑ	_	5	7	Ω
		Vcc = Min., VIN = 2.4V, ION = 15mA		_	10	15	
IOFF	Input/Output Power Off Leakage	VCC = 0V, VIN or VO $\leq 4.5$ V		_	_	±1	μA
lcc	Quiescent Power Supply Current	Vcc = Max., VI = GND or Vcc		-	0.1	3	μA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Measured by voltage drop between ports at indicated current through the switch.

## **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Тур. <sup>(2)</sup>	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>		-	0.5	1.5	mA
ICCD	Dynamic Power Supply Current <sup>(4,5)</sup>	Vcc = Max., Outputs Open Enable Pin Toggling 50% Duty Cycle	VIN = VCC VIN = GND	-	30	40	μΑ/ MHz/ Switch
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open Enable Pins Toggling (20 Switches Toggling)	VIN = VCC VIN = GND	_	6	8	mA
		fi = 10MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	7	11	

#### NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc =  $5.0V_{,} + 25^{\circ}C$  ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$ 

Icc = Quiescent Current

- $\Delta Icc$  = Power Supply Current for a TTL High Input (VIN = 3.4V)
- DH = Duty Cycle for TTL Inputs High
- NT = Number of TTL Inputs at DH
- ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Control Input Frequency

N = Number of Control Inputs Toggling at fi

All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC =  $5.0V \pm 10\%$ 

Symbol	Description <sup>(1)</sup>	Condition	Min.	Тур.	Max.	Unit
tрцн	Data Propagation Delay	CL = 50pF	—	_	0.25	ns
<b>t</b> PHL	Ax to Bx, Bx to Ax <sup>(3,4)</sup>	RL = 500Ω				
tрzн	Switch Turn On Delay		1.5	—	6.5	ns
tpzl	BEx to Ax, Bx					
tрнz	Switch Turn Off Delay		1.5	_	5.5	ns
tplz	BEx to Ax, Bx <sup>(3)</sup>					
Qcı	Charge Injection <sup>(5,6)</sup>		_	1.5	_	рС

NOTES:

1. See test circuit and waveforms.

2. Minimum limits guaranteed but not tested.

3. This parameter is guaranteed by design but not tested.

4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 2.5ns for 50pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay on the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.


5. Measured at switch turn off, load = 50 pF in parallel with 10 M\Omega scope probe, ViN = 0.0 volts.


6. Characterized parameter. Not 100% tested.

#### IDT74FST32XL384 20-BIT BUS SWITCH

#### **INDUSTRIAL TEMPERATURE RANGE**

## **TEST CIRCUITS AND WAVEFORMS**






## **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Pulse Width




#### Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.




Set-up, Hold, and Release Times



Propagation Delay

## ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

5/24/2002 Removed TVSOP package



*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459