TOSHIBA TLP558

#### TOSHIBA PHOTOCOUPLER GaAlAs IRED & PHOTO IC

# **TLP558**

ISOLATED BUS DRIVER

HIGH SPEED LINE RECEIVER

MICROPROCESSOR SYSTEM INTERFACES

MOS FET GATE DRIVER

TRANSISTOR INVERTER

The TOSHIBA TLP558 consists of a GaAlAs light emitting diode and integrated high gain, high speed photodetector.

This unit is 8-lead DIP package.

The detector has a three state output stage that provides source drive and sink drive, and built-in Schmitt trigger. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of  $1000\mathrm{V}/\mu\mathrm{s}$ . TLP558 is inverter logic type. For buffer logic type, TLP555 is in line-up.

• Input Current :  $I_F = 1.6 \text{mA (MAX.)}$ 

Power Supply Voltage : V<sub>CC</sub>=4.5~20V

• Switching Speed :  $t_{pHL}$ ,  $t_{pLH} = 400 \text{ns}$  (MAX.)

• Common Mode Transient Immunity

:  $\pm 1000 \text{V} / \mu \text{s}$  (MIN.)

Guaranteed Performance Over Temperature

: -25~85°C

• Isolation Voltage : 2500V<sub>rms</sub> (MIN.)

• UL Recognized : UL1577, File No. E67349

8 7 6 5 1 2 3 4 9.66 ± 0.25 98 0.5 ± 0.11 98 2.54 ± 0.25 7.85 ~ 8.80

11-10C4


Unit in mm

11-10C4

Weight: 0.54g

TOSHIBA

#### PIN CONFIGURATION (TOP VIEW)




**SCHEMATIC** 

#### TRUTH TABLE (Positive Logic)

| INPUT   | ENABLE | OUTPUT  |
|---------|--------|---------|
| н       | Н      | L       |
| ${f L}$ | н      | н       |
| н       | L      | ${f z}$ |
| ${f L}$ | L      | ${f z}$ |

A  $0.1\mu F$  bypass capacitor must be connected between pins 8 and 5 (See note 9).



961001EBC2

<sup>●</sup> TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

#### **MAXIMUM RATINGS**

(No Derating Required up to 85°C unless otherwise noted)

|          | CHARACTERISTIC  | SYMBOL             | RATING  | UNIT |
|----------|---|--------------------|---------|------|
|          | Foward Current  | ${f I_F}$          | 10      | mA   |
| LED      | Peak Transient Forward Current (Note 1)                 | $I_{\mathrm{FPT}}$ | 1       | A    |
|          | Reverse Voltage   | $ m V_{R}$         | 5       | V    |
|          | Output Current  | $I_{O}$            | 40/-25  | mA   |
| <u>ي</u> | Peak Output Current (Note 2)                            | $I_{OP}$           | 80/-50  | mA   |
| TO       | Output Voltage  | $V_{\mathbf{O}}$   | -0.5~20 | V    |
| DETECTOR | Supply Voltage  | $v_{CC}$           | -0.5~20 | V    |
| ET       | Three State Enable Voltage                              | $ m V_{ m E}$      | -0.5~20 | V    |
|          | Output Power Dissipation (Note 3)                       | PO                 | 100     | mW   |
|          | Total Package Power Dissipation (Note 4)                | $P_{\mathrm{T}}$   | 200     | mW   |
| 0        | perating Temperature Range                              | $T_{ m opr}$       | -40~85  | °C   |
| St       | orage Temperature Range                                 | $\mathrm{T_{stg}}$ | -55~125 | °C   |
| Le       | ead Solder Temperature (10s)**                          | $T_{sol}$          | 260     | °C   |
| Is       | olation Voltage (AC, 1min., R.H.≤60%, Ta=25°C) (Note 5) | $BV_{\mathbf{S}}$  | 2500    | Vrms |

- (Note 1) Pulse Width  $\leq 1\mu$ s, 300pps.
- Pulse Width  $\leq 5 \mu s$ , Duty Ratio  $\leq 0.025$ . (Note 2)
- (Note 3) Derate 1.8mW/°C above 70°C ambient temperature.
- (Note 4) Derate 3.6mW/°C above 70°C ambient temperature.
- Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and (Note 5) pins 5, 6, 7 and 8 shorted together.

#### RECOMMENDED OPERATING CONDITIONS

| CHARACTERISTIC        | SYMBOL               | MIN. | TYP. | MAX. | UNIT |
|-----------------------|----------------------|------|------|------|------|
| Input Current, ON     | I <sub>F</sub> (ON)  | 2*   |      | 5    | mA   |
| Input Voltage, OFF    | V <sub>F (OFF)</sub> | 0    | 1    | 0.8  | V    |
| Supply Voltage        | $v_{CC}$             | 4.5  | 1    | 20   | V    |
| Enable Voltage High   | $ m V_{EH}$          | 2.0  | 1    | 20   | V    |
| Enable Voltage Low    | $ m V_{EL}$          | 0    | 1    | 0.8  | V    |
| Fan Out (TTL Load)    | N                    | _    | ı    | 4    | _    |
| Operating Temperature | $T_{\mathrm{opr}}$   | -25  | _    | 85   | °C   |

<sup>\* 2</sup>mA condition permits at least 20% CTR degradation guardband. Initial switching threshold is 1.6mA or less.

- Gallium arsenide (GaAs) is a substance used in the products described in this document. GaAs dust and fumes are toxic. Do not break, cut or pulverize the product, or use chemicals to dissolve them. When disposing of the products, follow the appropriate regulations. Do not dispose of the products with other industrial waste or with domestic garbage.

  The products described in this document are subject to foreign exchange and foreign trade control laws.

  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

  The information contained herein is subject to change without notice.

<sup>\*\* 1.6</sup>mm below seating plane.

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta =  $-25 \sim 85$ °C, V<sub>CC</sub> =  $4.5 \sim 20$ V)

| CHARACTERISTIC                             | SYMBOL                              | TEST C  | MIN.               | TYP.*                         | MAX. | UNIT  |       |                |
|--|-------------------------------------|---|--------------------|-------------------------------|------|-------|-------|----------------|
| Input Forward Voltage                      | $V_{\mathbf{F}}$                    | $I_{\mathbf{F}} = 5 \text{mA}, \text{ Ta} = 25 ^{\circ}\text{C}$                              |                    |                               |      | 1.55  | 1.7   | V              |
| Temperature Coefficient of Forward Voltage | ΔV <sub>F</sub> /ΔTa                |   |                    |                               |      | -2.0  | l     | mV/°C          |
| Input Reverse Current                      | $I_{ m R}$                          | $V_R = 5V$ , $T_a = 2$  | 25°C               |                               | _    |       | 10    | $\mu$ A        |
| Input Capacitance                          | $\mathrm{C_{T}}$                    | $V_{\mathbf{F}}=0$ , $f=1MH$  | Iz, Ta             | =25°C                         |      | 45    | -     | рF             |
| Output Leakage Current                     | ІОНН                                |   |                    | $V_{\mathbf{E}} = 5.5V$       |      |       | 100   | $\mu$ <b>A</b> |
| $(V_{O}>V_{CC})$                           | -01111                              | $V_{\rm CC} = 4.5 V$  | $V_{O} =$          | $V_{\rm E} = 20 { m V}$       | _    | 0.01  | 500   | ,              |
| Logic Low Output Voltage                   | v <sub>OL</sub>                     | $I_{OL} = 6.4$ mA, $I_{VE} = 2$ V   | F=1.6              | 3mA                           | _    | 0.4   | 0.5   | v              |
| Logic High Output Voltage                  | $v_{OH}$                            | $I_{OH} = -2.6 \text{mA}$ $V_E = 2 \text{V}$  | , V <sub>F</sub> = | =0.8V                         | 2.4  | 3.3   | _     | v              |
| Logic Low Enable Current                   | $I_{ m EL}$                         | $V_{\rm E} = 0.4 \rm V$   |                    |                               | _    | -0.13 | -0.32 | mA             |
|  |                                     | $V_{\rm E}$ = 2.7 $V$   |                    |                               | _    | _     | 20    |                |
| Logic High Enable Current                  | ${ m I}_{ m EH}$                    | $V_{\rm E}$ = 5.5 V   |                    |                               | _    |       | 100   | $\mu$ <b>A</b> |
|  |                                     | $V_{\rm E} = 20 V$  |                    | 0.01                          | 250  |       |       |                |
| Logic Low Enable Voltage                   | $v_{\mathrm{EL}}$                   |   | _                  |                               |      | _     | 0.8   | V              |
| Logic High Enable Voltage                  | $v_{ m EH}$                         | _   |                    |                               | 2.0  |       | _     | V              |
| Logic Low Supply Current                   | $I_{CCL}$                           | $I_{\mathbf{F}} = 5 \text{mA} \qquad \boxed{V_{\mathbf{CC}} = V_{\mathbf{E}} = 5.5 \text{V}}$ |                    | _                             | 4.0  | 6.0   | mA    |                |
| - 11 0                                     | COL                                 | 1   |                    | $=V_{\mathbf{E}}=20V$         | _    | 4.6   | 7.5   |                |
| Logic High Supply Current                  | $_{ m I_{CCH}}$                     | $V_{\mathbf{F}} = 0V$   | 1                  | $=V_{\mathbf{E}}=5.5V$        | _    | 4.2   | 6.0   | mA             |
|  |                                     |   | IVCC               | $=$ V $_{\rm E}$ $=$ 20V      | _    | 4.7   | 7.5   |                |
|  | $I_{ m OZL}$                        | $V_{\mathbf{F}} = 0V$<br>$V_{\mathbf{E}} = 0.8V$  |                    | $V_O = 0.4V$                  | _    | 1     | -20   |                |
| High Impedance State Output Current        | I <sub>OZH</sub>                    | Ι   |                    | $V_O = 2.4V$                  | _    | _     | 20    | $\mu$ A        |
| Output Ourrent                             |                                     | $I_{\mathbf{F}} = 5 \text{mA}$ $V_{\mathbf{E}} = 0.8 \text{V}$                                |                    | $V_O = 5.5V$                  | _    | _     | 100   |                |
|  |                                     | VE-0.8V   |                    | $V_O = 20V$                   | _    | 1     | 500   |                |
| Logic Low Short Circuit                    | T                                   | $I_{\mathbf{F}} = 5 \text{mA}$  | $V_{O} =$          | $V_{CC} = 5.5V$               | 25   | 55    | ı     | mA             |
| Output Current (Note 6)                    | Output Current (Note 6) $V_E = V_E$ |   | 1                  | $V_{CC} = 20V$                | 40   | 80    | ı     | mA             |
| Logic High Short Circuit                   | т                                   | $V_{\mathbf{F}} = 0V, V_{\mathbf{O}} = 0$   | ND                 | $V_{\rm CC} = 5.5 \mathrm{V}$ | -10  | -25   | ı     | mA             |
| Output Current (Note 6)                    | IOSH                                | $V_{\rm E} = 2V$  |                    | $V_{\rm CC} = 20V$            | -25  | -60   | _     | шА             |
| Input Current Logic Low Output             | ${ m I_{FL}}$                       | $V_{\rm E}\!=\!2{ m V},~{ m I}_{ m O}\!=\!6.4{ m mA} \ { m V}_{ m O}\!<\!0.4{ m V}$           |                    |                               | _    | 0.4   | 1.6   | mA             |
| Input Voltage Logic High<br>Output         | $v_{ m FH}$                         | $V_{E} = 2V, I_{O} = -2.6mA$<br>$V_{O} > 2.4V$  |                    |                               | 0.8  |       |       | v              |

### ELECTRICAL CHARACTERISTICS (Unless otherwise specified, $Ta = -25 \sim 85$ °C、 $V_{CC} = 4.5 \sim 20$ V)

| CHARACTERISTIC             | SYMBOL       | TEST CONDITION                                   | MIN.               | TYP.*     | MAX. | UNIT |
|----------------------------|--------------|--|--------------------|-----------|------|------|
| Input Current Hysteresis   | $I_{ m HYS}$ | $V_{CC} = V_E = 5V$                              | _                  | 0.05      | 1    | mA   |
| Resistance (Input-Output)  | l K.Q        | $V_S$ =500V, R.H. $\leq$ 60%<br>Ta=25°C (Note 5) | $5 \times 10^{10}$ | $10^{14}$ |      | Ω    |
| Capacitance (Input-Output) | CS           | V <sub>S</sub> =0, f=1MHz, Ta=25°C<br>(Note 5)   | _                  | 1.0       | _    | pF   |

<sup>\*</sup> All typical values are at Ta=25°C,  $V_{CC}=5V$ ,  $I_{F\,(ON)}=3mA$  unless otherwise specified.

## SWITCHING CHARACTERISTICS (Unless Otherwise specified, $V_{CC} = 4.5 \sim 20 \text{V}$ , $T_a = 25 ^{\circ}\text{C}$ )


| CHARACTERISTIC   | SYMBOL                     | TEST<br>CIR-<br>CUIT | TEST CONDITION   | MIN.  | TYP.* | MAX. | UNIT |
|--|----------------------------|----------------------|--|-------|-------|------|------|
| Propagation Delay Time to<br>Logic High Output (Note 7)            | <sup>t</sup> pLH           |                      | $I_{F}=3\rightarrow0mA$  | _     | 250   | 400  | ns   |
| Propagation Delay Time to<br>Logic Low Output (Note 7)             | $^{ m t}_{ m pHL}$         | 1                    | $I_{\mathbf{F}} = 0 \rightarrow 3 \text{mA}$                               | _     | 270   | 400  | ns   |
| Output Rise Time (10-90%)  | $t_r$                      |                      | $I_F=3\rightarrow 0$ mA, $V_{CC}=5$ V                                      | _     | 35    | 75   | ns   |
| Output Fall Time (90-10%)  | $t_f$                      |                      | $I_F = 0 \rightarrow 3mA, V_{CC} = 5V$                                     | _     | 20    | 75   | ns   |
| Output Enable Time to Logic<br>High                                | t <sub>pZH</sub>           |                      | $V_E = 0 \rightarrow 3V$   | _     | _     | 1    | ns   |
| Output Enable Time to Logic Low                                    | ${ m t}_{ m pZL}$          | 2                    | $V_E = 0 \rightarrow 3V$   |       | 1     | l    | ns   |
| Output Disable Time from<br>Logic High                             | ${ m t_{pHZ}}$             | 2                    | $V_E = 3 \rightarrow 0V$   | _     | _     |      | ns   |
| Output Disable Time from<br>Logic Low                              | ${ m t_{pLZ}}$             |                      | $V_E = 3 \rightarrow 0V$   | _     | _     | 1    | ns   |
| Common Mode Transient<br>Immunity at Logic High<br>Output (Note 8) | C <sub>MH</sub>            | 3                    | I <sub>F</sub> =0mA, V <sub>CM</sub> =50V<br>V <sub>O (Min.)</sub> =2V     | 1000  |       | 1    | V/μs |
| Common Mode Transient<br>Immunity at Logic Low<br>Output (Note 8)  | $\mathrm{c}_{\mathrm{ML}}$ | 3                    | I <sub>F</sub> =1.6mA, V <sub>CM</sub> =50V<br>V <sub>O (Max.)</sub> =0.8V | -1000 | _     | _    | V/μs |

<sup>\*</sup> All typical values are at Ta=25°C,  $V_{CC}=5V$ 

- (Note 6) Duration of output short circuit time should not exceed 10ms.
- (Note 7) The  $t_{pLH}$  propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The  $t_{pHL}$  propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.
- (Note 8) C<sub>ML</sub> is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic low state (V<sub>O</sub>>0.8V).


  C<sub>MH</sub> is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic state (V<sub>O</sub>>2.0).
- (Note 9) A ceramic capacitor  $(0.1\mu\mathrm{F})$  should be connected from pin 8 to pin 5 to stabilize the operation of the high gain linear amplifier. Failure to provide the bypassing may impair the switching property. The total lead length between capacitor and coupler should not exceed 1cm.

TEST CIRCUIT 1: tpLH, tpHL, tr and tf



C<sub>L</sub> is approximately 15pF which includes probe and stray wiring capacitance.

TEST CIRCUIT 2: tpHZ, tpZH, tpLZ and tpZL



C<sub>L</sub> is approximately 15pF which includes probe and stray wiring capacitance.

#### TEST CIRCUIT 3: Common Mode Transient Immunity

