

Low Voltage / Low Power CMOS 16-bit Microcontroller

TMP93PS42AF

1. Outline and Device Characteristics

The TMP93PS42A is OTP type MCU which includes 64 Kbyte One-time PROM. Using the adapter-socket, you can write and verify the data for the TMP93CS42A by general EPROM programmer.

The TMP93PS42A has the same pin-assignment as the TMP93CS42A (Mask ROM type).

Writing the program to Built-in PROM, the TMP93PS42A operates as the same way as the TMP93CS42A.




Figure 1.1 Memory map of TMP93PS42A/TMP93CS42A

MCU	ROM	RAM	Package	Adapter Socket
TMP93PS42AF	OTP 64 K-byte	2 K-byte	P-QFP100-1414-0.50	BM11109

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.




Figure 1.2 TMP93PS42A block diagram

2. Pin Assignment and Functions

The assignment of input / output pins for the TMP93PS42A their names and outline functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93PS42AF.




Figure 2.1.1 Pin Assignment (100-pin QFP)

2.2 Pin Names and Functions

The TMP93PS42A has MCU mode and PROM mode.

- (1) Pin function of TMP93PS42A in MCU mode.

Table 2.2.1 Name and function of in MCU mode (1/4)

Pin name	Number of pins	I/O	Function
P00 to P07 AD0 to AD7	8	I/O Tri-state	Port 0: I/O port that allows selection of I/O on a bit basis Address/data (lower): Bits 0 to 7 of address/data bus
P10 to P17 AD8 to AD15 A8 to A15	8	I/O Tri-state Output	Port 1: I/O port that allows selection of I/O on a bit basis Address data (upper): Bits 8 to 15 of address/data bus Address: Bits 8 to 15 of address bus
P20 to P27 A0 to A7 A16 to A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: Bits 0 to 7 of address bus Address: Bits 16 to 23 of address bus
P30	2	Output	Port 30: Output port.
$\overline{RD}$	1	Output	72 pin is also used as $\overline{RD}$, 61 pin is used only for P30. Read: Strobe signal for reading external memory
P31 $\overline{WR}$	1	Output Output	Port 31: Output port Write: Strobe signal for writing data on pins AD0 to 7
P32 $\overline{HWR}$	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 to 15
P33 $\overline{WAIT}$	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 $\overline{BUSRQ}$	1	I/O Input	Port34: I/O port (with pull-up resistor) Bus request: Pin used to request bus release
P35 $\overline{BUSAK}$	1	I/O Output	Port 35: I/O port (with pull-up resistor) Bus acknowledge: Pin used to request bus release acknowledge
P36 $\overline{R/W}$	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 $\overline{RAS}$	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs $\overline{RAS}$ strobe for DRAM.
P40 $\overline{CS0}$	1	I/O Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area.
$\overline{CAS0}$		Output	Column address strobe 0: Outputs $\overline{CAS}$ strobe for DRAM when address is within specified address area.

Note : This device's built-in memory or built-in I/O cannot be accessed with the external DMA controller using the $\overline{BUSRQ}$ and $\overline{BUSAK}$ signals.

Table 2.2.1 Name and function of in MCU mode (2/4)

Pin name	Number of pins	I/O	Function
P41 $\overline{CS1}$ $\overline{CAS1}$	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs $\overline{CAS}$ strobe for DRAM if address is within specified address area.
P42 $\overline{CS2}$ $\overline{CAS2}$	1	I/O Output Output	Port 42: I/O port (with pull-down resistor) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs $\overline{CAS}$ strobe for DRAM if address is within specified address area.
P50 to P57 AN0 to AN4 RXD0 $\overline{CTS0}$ RXD1	8	Input Input Input Input Input	Port 5: Input port Analog input: Analog signal input for AD converter Serial receive data 0 Serial data send enable 0 (Clear To Send) Serial receive data 1
VREFH	1	Input	Pin for high level reference voltage input to AD converter
VREFL	1	Input	Pin for low level reference voltage input to AD converter
P60 to P67	8	I/O	Ports 60 to 67: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor)
P70 TI0 $\overline{INT9}$	1	I/O Input Input	Port 70: I/O port (with pull-up resistor) Timer input 0: Timer 0 input Interrupt request pin 9: Interrupt request pin with falling edge (TTL level).
P71 TO1	1	I/O Output	Port 71: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 TO2	1	I/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 TO3	1	I/O Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 $\overline{INT4}$	1	I/O Input Input	Port 80: I/O port (with pull-up resistor) Timer input 4: Timer 4 count / capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising / falling edge
P81 TI5 $\overline{INT5}$	1	I/O Input Input	Port 81: I/O port Timer input 5 : Timer 4 count/capture trigger signal input Interrupt request pin 5 : Interrupt request pin with falling edge (TTL level)
P82 TO4	1	I/O Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 TO5	1	I/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin
P84 TI6 $\overline{INT6}$	1	I/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count / capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge

Table 2.2.1 Name and function of in MCU mode (3/4)

Pin name	Number of pins	I/O	Function
P85 TI7 $\overline{\text{INT7}}$	1	I/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count / capture trigger signal input Interrupt request pin 7: Interrupt request pin with falling edge (TTL level)
P86 TO6	1	I/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 $\overline{\text{INT0}}$	1	I/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/falling edge (TTL level)
P90 TXD0	1	I/O Input	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91	1	I/O	Port 91: I/O port (with pull-up resistor)
P92	1	I/O	Port 92: I/O port (with pull-up resistor)
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94	1	I/O	Port 94: I/O port (with pull-up resistor)
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
P96	1	I/O	Port 96: I/O port (Open Drain Output)
P97	1	I/O	Port 97: I/O port (Open Drain Output)
PA0 to PA6	7	I/O	Port A0-6: I/O ports
PA7 SCOUT	1	I/O Output	Port A7: I/O port System clock output: Outputs f_{FPH} or f_{SYS} clock
$\overline{\text{INT8}}$	1	Input	Interrupt request pin 8: Interrupt request pin with falling edge. (TTL level)
$\overline{\text{NMI}}$	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs f_{SYS} clock. Pulled-up during reset. Can be disabled for reducing noise.
$\overline{\text{EA}}$	1	Input	External access: "1" should be inputted with TMP93PS42A.
ALE	1	Output	Address Latch Enable (Can be disabled for reducing noise.)
$\overline{\text{RESET}}$	1	Input	Reset: Initializes TMP93PS42A. (with pull-up resistor)
X1/X2	2	I/O	High Frequency Oscillator connecting pin
TEST1 / TEST2	2	Output / Input	TEST1 Should be connected with TEST2 pin.
VCC	3		Power supply pin (All VCC pins are connected to the power supply source.)

Table 2.2.1 Name and function of in MCU mode (4/4)

Pin name	Number of pins	I/O	Function
VSS	3		GND pin (0 V)
AVCC	1		Power supply pin for AD converter
AVSS	1		GND pin for AD converter (0 V)

Note : Built-in pull-up / pull-down resistors can be released from the pins other than the $\overline{\text{RESET}}$ pin by software.

(2) PROM Mode

Table 2.2.2 Name and Function of PROM Mode

Pin function	Number of pins	Input / Output	Function	Pin name (MCU mode)
A7 to A0	8	Input	Memory address of program	P27 to P20
A15 to A8	8	Input		P17 to P10
A16	1	Input		P33
D7 to D0	8	I/O	Memory data of program	P07 to P00
$\overline{\text{CE}}$	1	Input	Chip enable	P32
$\overline{\text{OE}}$	1	Input	Output enable	P30 (72 pin)
$\overline{\text{PGM}}$	1	Input	Program control	P31
VPP	1	Power supply	12.75 V / 5 V (Power supply of program)	$\overline{\text{EA}}$
VCC	4	Power supply	6.25 V / 5 V	VCC, AVCC
VSS	4	Power supply	0 V	VSS, AVSS
Pin function	Number of pins	Input / Output	Pin state	
P34	1	Input	Fix to low level (security pin)	
$\overline{\text{RESET}}$	1	Input	Fix to low level (PROM mode)	
CLK	1	Input		
ALE	1	Output	Open	
X1	1	Input	Self oscillation with a resonator	
X2	1	Output		
P42 to P40 P37 to P35 INT8	7	Input	Fix to high level	
TEST1 / TEST2	2	Input / Output	Short	
P57 to P50 P67 to P60 P73 to P70 P87 to P80 P97 to P90 PA7 to PA0 VREFH VREFL $\overline{\text{NMI}}$ P30 (61 pin)	48	I/O	Open	

3. Operation

This section describes the functions and basic operational blocks of the TMP93PS42A.

The TMP93PS42A has PROM in place of the mask ROM which is included in the TMP93CS42A. The other configuration and functions are the same as the TMP93CS42A. Regarding the function of the TMP93PS42A, which is not described herein, see the part of TMP93CS42A.

The TMP93PS42A has two operational modes: MCU mode and PROM mode.

3.1 MCU mode

(1) Mode-setting and function

The MCU mode is set by releasing the CLK pin (pin open). In the MCU mode, the operation is the same as TMP93CS42A.

3.2 Memory Map

Figure 3.2.1 are the memory map of the TMP93PS42A.




Figure 3.2.1 Memory map




Figure 3.3.1 PROM Mode Pin Setting

(2) Programming Flow Chart

The programming mode is set by applying 12.75 V (programming voltage) to the VPP pin when the following pins are set as follows,

(VCC : 6.25 V, $\overline{\text{RESET}}$: "L" level, CLK : "L" level).

While address and data are fixed and $\overline{\text{CE}}$ pin is set to "L" level, 0.1 ms of "L" level pulse is applied to $\overline{\text{PGM}}$ pin to program the data.

Then the data in the address is verified.

If the programmed data is incorrect, another 0.1 ms pulse is applied to $\overline{\text{PGM}}$ pin.

This programming procedure is repeated until correct data is read from the address. (25 times maximum)

Subsequently, all data are programmed in all addresses.

The verification for all data is done under the condition of $V_{pp} = V_{cc} = 5$ V after all data were written.

Figure 3.3.2 shows the programming flow chart.

High Speed Program Writing.

Flow Chart




Figure 3.3.2 Flow Chart

(3) Security Bit

The TMP93PS42A has a Security Bit. If the Security Bit is programmed to “0”, the content of the PROM is disable to be read in PROM mode.(outputs data FFH)

(How to program the Security Bit)

The differences from the programming procedures described in section 3.3 (1) are follows.

② Setting OTP adapter

Set the switch(SW1) to S side.

③ Setting PROM programmer

ii) Transferring the data

iii) Setting the programming address

The security bit is in bit 0 of address 00000H.

Set the start address 00000H and the end address 00000H.

Set the data FEH at the address 00000H.

4. Electrical Characteristic

4.1 Absolute Maximum Ratings (TMP93PS42AF)

“X” used in an expression shows a frequency of clock f_{PPI} selected by $SYSCR1 < SYSCK >$. If a clock gear is selected, a value of “X” is different. The value as an example is calculated at f_c , gear = $1/f_c$ ($SYSCR1 < SYSCK$, GEAR2 to 0) = “000”

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V_{CC}	- 0.5 to 6.5	V
Input Voltage	V_{IN}	- 0.5 to $V_{CC} + 0.5$	V
Output Current (total)	ΣI_{OL}	120	mA
Output Current (total)	ΣI_{OH}	- 80	mA
Power Dissipation ($T_a = 85^\circ\text{C}$)	P_D	600	mW
Soldering Temperature (10 s)	T_{SOLDER}	260	$^\circ\text{C}$
Storage Temperature	T_{STG}	- 65 to 150	$^\circ\text{C}$
Operating Temperature	T_{OPR}	- 40 to 85	$^\circ\text{C}$

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

Parameter		Symbol	Condition	Min	Typ. (Note)	Max	Unit
Power Supply Voltage $\left(\begin{matrix} AV_{CC}=V_{CC} \\ AV_{SS}=V_{SS} \end{matrix}\right)$		V _{CC}	f _c = 4 to 20 MHz	4.5		5.5	V
Input Low Voltage	AD0 to 15	V _{IL}	V _{CC} = 5 V ± 10%	−0.3		0.8	V
	Port2 to A (except P87, P5)	V _{IL1}				0.3 V _{CC}	
	RESET, NMI	V _{IL2}				0.25 V _{CC}	
	EA	V _{IL3}				0.3	
	X1	V _{IL4}				0.2 V _{CC}	
	INT0, INT5, INT7, INT8, INT9	V _{IL5}				0.8	
Input High Voltage	AD0 to 15	V _{IH}	V _{CC} = 5 V ± 10%		2.2	V _{CC} + 0.3	
	Port2 to A (except P87)	V _{IH1}			0.7 V _{CC}		
	RESET, NMI	V _{IH2}			0.75 V _{CC}		
	EA	V _{IH3}			V _{CC} − 0.3		
	X1	V _{IH4}			0.8 V _{CC}		
	INT0, INT5, INT7, INT8, INT9	V _{IH5}			2.8		
Output Low Voltage		V _{OL}	I _{OL} = 1.6 mA (V _{CC} = 5 V ± 10%)			0.45	V
Output High Voltage		V _{OH}	I _{OH} = −400 μA (V _{CC} = 5 V ± 10%)	4.2			

Note: Typical values are for $T_a = 25^\circ\text{C}$ and $V_{CC} = 5\text{ V}$ unless otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note1)	Max	Unit
Darlington Drive Current (8 Output Pins Max)	I_{DAR} (Note2)	$V_{\text{EXT}} = 1.5 \text{ V}$ $R_{\text{EXT}} = 1.1 \text{ k}\Omega$ $V_{\text{CC}} = 5 \text{ V} \pm 10\%$	-1.0		-3.5	mA
Input Leakage Current	I_{LI}	$0.0 \leq V_{\text{IN}} \leq V_{\text{CC}}$		0.02	± 5	μA
Output Leakage Current	I_{LO}	$0.2 \leq V_{\text{IN}} \leq V_{\text{CC}} - 0.2$		0.05	± 10	μA
Power Down Voltage (at STOP, RAM Back up)	V_{STOP}	$V_{\text{IL2}} = 0.2 V_{\text{CC}}$, $V_{\text{IH2}} = 0.8 V_{\text{CC}}$	2.0		6.0	V
RESET Pull Up Resistor	R_{RST}	$V_{\text{CC}} = 5 \text{ V} \pm 10\%$	50		150	$\text{k}\Omega$
Pin Capacitance	C_{IO}	$f_c = 1 \text{ MHz}$			10	pF
Schmitt Width RESET, NMI	V_{TH}		0.4	1.0		V
Programmable Pull Down Resistor	R_{KL}	$V_{\text{CC}} = 5 \text{ V} \pm 10\%$	10		80	$\text{k}\Omega$
Programmable Pull Up Resistor	R_{KH}	$V_{\text{CC}} = 5 \text{ V} \pm 10\%$	50		150	$\text{k}\Omega$
NORMAL (note 3)	I_{CC}	$V_{\text{CC}} = 5 \text{ V} \pm 10\%$ $f_c = 20 \text{ MHz}$		19	25	mA
NORMAL2 (note 4)				24	30	
RUN				17	25	
IDLE2				12	17	
IDLE1				3.5	5	
STOP		$V_{\text{CC}} = 5 \text{ V} \pm 10\%$		0.2	10	μA

Note 1: Typical values are for $T_a = 25^\circ\text{C}$ and $V_{\text{CC}} = 5 \text{ V}$ unless otherwise noted.

Note 2: I_{DAR} is guaranteed for total of up to 8 ports.

Note 3: The condition of measurement of I_{CC} NORMAL.

Only CPU operates. Output ports are open and input ports fixed.

Note 4: The condition of measurement of I_{CC} NORMAL2.

CPU and all peripherals operate. Output ports are open and input ports fixed.

4.3 AC Characteristics


 $V_{CC} = 5\text{ V} \pm 10\%$

No.	Parameter	Symbol	Variable		16 MHz		20 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	Osc. Period (= x)	t_{OSC}	50	31250	62.5		50		ns
2	CLK width	t_{CLK}	$2x - 40$		85		60		ns
3	A0 to 23 Valid $\rightarrow$ CLK Hold	t_{AK}	$0.5x - 20$		11		5		ns
4	CLK Valid $\rightarrow$ A0 to 23 Hold	t_{KA}	$1.5x - 70$		24		5		ns
5	A0 to 15 Valid $\rightarrow$ ALE fall	t_{AL}	$0.5x - 15$		16		10		ns
6	ALE fall $\rightarrow$ A0 to 15 Hold	t_{LA}	$0.5x - 20$		11		5		ns
7	ALE High width	t_{LL}	$x - 40$		23		10		ns
8	ALE fall $\rightarrow$ $\overline{RD}/\overline{WR}$ fall	t_{LC}	$0.5x - 25$		6		0		ns
9	$\overline{RD}/\overline{WR}$ rise $\rightarrow$ ALE rise	t_{CL}	$0.5x - 20$		11		5		ns
10	A0 to 15 Valid $\rightarrow$ $\overline{RD}/\overline{WR}$ fall	t_{ACL}	$x - 25$		38		25		ns
11	A0 to 23 Valid $\rightarrow$ $\overline{RD}/\overline{WR}$ fall	t_{ACH}	$1.5x - 50$		44		25		ns
12	$\overline{RD}/\overline{WR}$ rise $\rightarrow$ A0 to 23 Hold	t_{CA}	$0.5x - 25$		6		0		ns
13	A0 to 15 Valid $\rightarrow$ D0 to 15 input	t_{ADL}		$3.0x - 55$		133		95	ns
14	A0 to 23 Valid $\rightarrow$ D0 to 15 input	t_{ADH}		$3.5x - 65$		154		110	ns
15	$\overline{RD}$ fall $\rightarrow$ D0 to 15 input	t_{RD}		$2.0x - 60$		65		40	ns
16	$\overline{RD}$ Low pulse width	t_{RR}	$2.0x - 40$		85		60		ns
17	$\overline{RD}$ rise $\rightarrow$ D0 to 15 Hold	t_{HR}	0		0		0		ns
18	$\overline{RD}$ rise $\rightarrow$ A0 to 15 output	t_{RAE}	$x - 15$		48		35		ns
19	$\overline{WR}$ Low pulse width	t_{WW}	$2.0x - 40$		85		60		ns
20	D0 to 15 Valid $\rightarrow$ $\overline{WR}$ rise	t_{DW}	$2.0x - 55$		70		45		ns
21	$\overline{WR}$ rise $\rightarrow$ D0 to 15 Hold	t_{WD}	$0.5x - 15$		16		10		ns
22	A0 to 23 Valid $\rightarrow$ $\overline{WAIT}$ input $\left(\begin{smallmatrix} 2 \overline{WAIT} \\ + n \text{ mode} \end{smallmatrix} \right)$	t_{AWH}		$5.5x - 90$		254		185	ns
23	A0 to 15 Valid $\rightarrow$ $\overline{WAIT}$ input $\left(\begin{smallmatrix} 2 \overline{WAIT} \\ + n \text{ mode} \end{smallmatrix} \right)$	t_{AWL}		$5.0x - 80$		223		170	ns
24	$\overline{RD}/\overline{WR}$ fall $\rightarrow$ $\overline{WAIT}$ Hold $\left(\begin{smallmatrix} 2 \overline{WAIT} \\ + n \text{ mode} \end{smallmatrix} \right)$	t_{CW}	$4.0x + 0$		250		200		ns
25	A0 to 23 Valid $\rightarrow$ PORT input	t_{APH}		$2.5x - 120$		36		5	ns
26	A0 to 23 Valid $\rightarrow$ PORT Hold	t_{APH2}	$2.5x + 50$		206		175		ns
27	$\overline{WR}$ rise $\rightarrow$ PORT Valid	t_{CP}		200		200		200	ns
28	A0 to 23 Valid $\rightarrow$ $\overline{RAS}$ fall	t_{ASRH}	$1.0x - 40$		23		10		ns
29	A0 to 15 Valid $\rightarrow$ $\overline{RAS}$ fall	t_{ASRL}	$0.5x - 15$		16		10		ns
30	$\overline{RAS}$ fall $\rightarrow$ D0 to 15 input	t_{RAC}		$2.5x - 70$		86		55	ns
31	$\overline{RAS}$ fall $\rightarrow$ A0 to 15 Hold	t_{RAH}	$0.5x - 15$		16		10		ns
32	$\overline{RAS}$ Low pulse width	t_{RAS}	$2.0x - 40$		85		60		ns
33	$\overline{RAS}$ High pulse width	t_{RP}	$2.0x - 40$		85		60		ns
34	$\overline{CAS}$ fall $\rightarrow$ $\overline{RAS}$ rise	t_{RSH}	$1.0x - 40$		23		10		ns
35	$\overline{RAS}$ rise $\rightarrow$ $\overline{CAS}$ rise	t_{RSC}	$0.5x - 25$		6		0		ns
36	$\overline{RAS}$ fall $\rightarrow$ $\overline{CAS}$ fall	t_{RCD}	$1.0x - 40$		23		10		ns
37	$\overline{CAS}$ fall $\rightarrow$ D0 to 15 input	t_{CAC}		$1.5x - 65$		29		10	ns
38	$\overline{CAS}$ Low pulse width	t_{CAS}	$1.5x - 30$		64		40		ns


AC Measuring Conditions

- Output Level : High 2.2 V / Low 0.8 V, $CL = 50\text{ pF}$
(However $CL = 100\text{ pF}$ for AD0 to AD15, A0 to A23, ALE, $\overline{RD}$, $\overline{WR}$, $\overline{HWR}$, $\overline{R}/\overline{W}$, CLK, $\overline{RAS}$, $\overline{CAS}$ to CAS2)
- Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)
High $0.8 \times V_{CC}$ / Low $0.2 \times V_{CC}$ (Except for AD0 to AD15)

(1) Read Cycle



(2) Write Cycle



4.4 AD Conversion Characteristics

Parameter	Symbol	Power Supply	Min	Typ.	Max	
Analog reference voltage (+)	V _{REFH}	V _{CC} = 5 V ± 10%	V _{CC} – 1.5 V	V _{CC}	V _{CC}	V
Analog reference voltage (–)	V _{REFL}		V _{SS}	V _{SS}	V _{SS} + 0.2 V	
Analog input voltage range	V _{AIN}		V _{REFL}		V _{REFH}	
Analog current for analog reference voltage <V _{REFON} > = 1	I _{REF} (V _{REFL} = 0 V)			0.5	1.5	mA
<V _{REFON} > = 0				0.02	5.0	μA
Error	–			± 1.0	± 3.0	LSB

Note 1: 1LSB = (V_{REFH} – V_{REFL}) / 2¹⁰ [V]

Note 2: The operation above is guaranteed with f_{FPH} ≥ 4 MHz.

Note 3: The value I_{CC} includes the current which flows through AVCC pin.

4.5 Serial Channel Timing (I/O Interface Mode)


① SCLK Input Mode

Parameter	Symbol	Variable		20 MHz		Unit
		Min	Max	Min	Max	
SCLK cycle	t _{SCY}	16x		0.8		μs
Output Data → Rising edge of SCLK*	t _{OSS}	t _{SCY} /2 – 5x – 50		100		ns
SCLK rising edge* → Output Data hold	t _{OHS}	5x – 100		150		ns
SCLK rising edge* → Input Data hold	t _{HSR}	0		0		ns
SCLK rising edge* → effective data input	t _{SRD}	t _{SCY} – 5x – 100			450	ns

*) SCLK rising/falling ... SCLK rising in the rising mode of SCLK, SCLK falling in the falling mode of SCLK.

② SCLK Output Mode

Parameter	Symbol	Variable		20 MHz		Unit
		Min	Max	Min	Max	
SCLK cycle (programmable)	t _{SCY}	16x	8192x	0.8	409.6	μs
Output Data → SCLK rising edge	t _{OSS}	t _{SCY} – 2x – 150		550		ns
SCLK rising edge → Output Data hold	t _{OHS}	2x – 80		20		ns
SCLK rising edge → Input Data hold	t _{HSR}	0		0		ns
SCLK rising edge → effective data input	t _{SRD}	t _{SCY} – 2x – 150			550	ns



4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)

Parameter	Symbol	Variable		20 MHz		Unit
		Min	Max	Min	Max	
Clock Cycle	t_{VCK}	$8X + 100$		500		ns
Low level clock Pulse width	t_{VCKL}	$4X + 40$		240		ns
High level clock Pulse width	t_{VCKH}	$4X + 40$		240		ns

4.7 Interrupt and Capture

(1) $\overline{NMI}$, $\overline{INT0}$ interrupt

Parameter	Symbol	Variable		20 MHz		Unit
		Min	Max	Min	Max	
$\overline{NMI}$, $\overline{INT0}$ Low level Pulse width	t_{INTAL}	$4X$		200		ns
$\overline{NMI}$, $\overline{INT0}$ High level Pulse width	t_{INTAH}	$4X$		200		ns

(2) INT4 to 9 interrupt, capture

Input pulse width of INT4 to 9 depends on the operation clock of CPU and Timer (9 bit prescaler). The following shows the pulse width in each clock.


Prescaler clock selection <PRCK1, 0>	t_{INTBL} (INT4 to 9 Low level Pulse width)		t_{INTBH} (INT4 to 9 High level Pulse width)		Unit
	Variable	20 MHz	Variable	20 MHz	
	Min	Min	Min	Min	
00 (f_{FPH})	$8X + 100$	500	$8X + 100$	500	ns
10($f_c/16$)	$128X + 0.1$	6.5	$128X + 0.1$	6.5	μs

4.8 SCOUT pin AC characteristics


Parameter	Symbol	Variable		20 MHz		Unit
		Min	Max	Min	Max	
High-level pulse width $V_{CC} = 5\text{ V} \pm 10\%$	t_{SCH}	$0.5X-10$		15		ns
Low-level pulse width $V_{CC} = 5\text{ V} \pm 10\%$	t_{SCL}	$0.5X-10$		15		ns

Measurement condition

- Output level : High 2.2 V / Low 0.8 V, CL = 10 pF



4.9 Timing Chart for Bus Request/Bus Acknowledge



Parameter	Symbol	Variable		20 MHz		Unit
		Min	Max	Min	Max	
BUSRQ set-up time to CLK	t_{BRC}	120		120		ns
CLK→BUSAK falling edge	t_{CBAL}		$1.5x + 120$		195	ns
CLK→BUSAK rising edge	t_{CBAH}		$0.5x + 40$		65	ns
Output Buffer is off to BUSAK $\downarrow$	t_{ABA}	0	80	0	80	ns
BUSAK $\uparrow$ to Output Buffer is on.	t_{BAA}	0	80	0	80	ns

Note 1: The Bus will be released after the $\overline{\text{WAIT}}$ request is inactive, when the $\overline{\text{BUSRQ}}$ is set to "0" during "Wait" cycle.

Note 2: This line only shows the output buffer is off-state.

It doesn't indicate the signal level is fixed.

Just after the bus is released, the signal level which is set before the bus is released is kept dynamically by the external capacitance. Therefore, to fix the signal level by an external resistor during bus releasing, designing is executed carefully because the level-fix will be delayed.

The internal programmable pull-up/pull-down resistor is switched active/non-active by an internal signal.

4.10 Read Operation in PROM Mode

DC / AC characteristics

 $T_A = 25 \pm 5^\circ\text{C}$ $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Condition	Min	Max	Unit
V _{PP} Read Voltage	V _{PP}	–	4.5	5.5	V
Input High Voltage (A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$)	V _{IH1}	–	2.2	V _{CC} + 0.3	V
Input Low Voltage (A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$)	V _{IL1}	–	– 0.3	0.8	V
Address to Output Delay	t _{ACC}	C _L = 50 pF	–	2.25T _{CYC} + α	ns

T_{CYC} = 400 ns (10 MHz Clock)
 α = 200 ns


4.11 Program Operation in PROM Mode

DC / AC characteristics

 $T_A = 25 \pm 5^\circ\text{C}$ $V_{CC} = 6.25\text{ V} \pm 0.25\text{ V}$


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Programing Supply Voltage	V _{PP}	–	12.50	12.75	13.00	V
Input High Voltage (D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$)	V _{IH}	–	2.6		V _{CC} + 0.3	V
Input Low Voltage (D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$)	V _{IL}	–	– 0.3		0.8	V
V _{CC} Supply Current	I _{CC}	f _c = 10 MHz	–		50	mA
V _{PP} Supply Current	I _{PP}	V _{PP} = 13.00 V	–		50	mA
$\overline{\text{PGM}}$ Program Pulse Width	t _{pw}	C _L = 50 pF	0.095	0.1	0.105	ms

4.12 Timing Chart of Read Operation in PROM Mode



4.13 Timing Chart of Program Operation in PROM Mode

High-Speed Programing formula



Note 1: The power supply of V_{PP} (12.75 V) must be turned on at the same time or the later time for a power supply of V_{CC} and must be clear power-on at the same time or early time for a power supply of V_{CC} .

Note 2: The pulling up/down device on condition of $V_{PP} = 12.75$ V suffers a damage for the device.

Note 3: The maximum spec of V_{PP} pin is 14.0 V. Be carefull a overshoot at the programming.