

TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/H Series

TMP95C001

TOSHIBA CORPORATION

Preface

Thank you very much for making use of Toshiba microcomputer LSIs.
Before use this LSI, refer the section, "Points of Note and Restrictions".
Especially, take care below cautions.

****CAUTION****

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = ($\overline{\text{NMI}}$, INT0), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

CMOS 16-Bit Microcontroller

TMP95C001F

1. Outline and Features

TMP95C001F is a 16-bit microcontroller of a high-speed 16-bit CPU (TLCS-900/H) core. It has only an indispensable function such as a wait controller, an interrupt controller, and etc.

TMP95C001F is presented in a 64-pin flat package. Its features are as follows.

- (1) High-speed 16-bit CPU (TLCS-900/H__CPU)
 - Instruction mnemonics upwardly compatible with TLCS-90/900
 - 16M-byte linear address space
 - General-purpose registers using register bank system
 - 16-bit multiplication / division instructions, bit transfer / arithmetic instructions
 - Micro DMA: four channels (640 ns / 2 bytes at 25 MHz)
- (2) Minimum instruction execution time: 160 ns (at 25 MHz)
- (3) Internal RAM : No
Internal ROM : No
- (4) External memory expansion
 - Expandable to 16 Mbytes (common to programs and data)
 - External data bus width selection pin (AM8 / $\overline{16}$)
 - Can use both 8- and 16-bit external buses... dynamic bus sizing
- (5) Wait controller : four blocks
- (6) Interrupt function
 - Interrupt sources : 20
 (Internal interrupt : 13)
 (External interrupt : 7)
- (7) Standby function
Three HALT modes (RUN, IDLE, STOP)

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.




Figure 1 TMP95C001 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for TMP95C001F their name and outline functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP95C001F.







Figure 2.1 Pin Assignment (64-pin QFP)

2.2 Pin Names and Functions

Table 2.2 shows the I/O pin names and their functions.

Table 2.2 Pin Names and Functions

Pin Name	Pin Number	Input / Output	Function
D0 to D15	16	Input / Output	Data : Data bus 0 to 15
A0 to A23	24	Output	Address : Address bus 0 to 23
\overline{RD}	1	Output	Read : Strobe signal to read external memory Setting RSRAM mode outputs \overline{RD} even when reading internal areas.
\overline{WR}	1	Output	Write : Strobe signal to write data of pins D0 to 7.
\overline{HWR}	1	Output	Upper write: Strobe signal for writing data of pins D8 to 15.
\overline{BUSRQ}	1	Input	Input Bus request: Signal to request external bus release.
\overline{BUSAK}	1	Output	Bus acknowledge: Signal to indicate external bus is released after receiving \overline{BUSRQ} .
R / \overline{W}	1	Output	Read/write: "1" indicates read or dummy cycle; "0" indicates write cycle.
SCOUT	1	Output	System clock output: Outputs system clock (external clock divided by 2).
\overline{WAIT}	1	Input	Wait: CPU bus wait request pin. (enabled in 1 + N or 0 + N WAIT mode).
INT0	1	Input	Interrupt request pin 0: Can be programmed for level or rising-edge detection. 
INT1 to 4	4	Input	Interrupt request pin 1 to 4: Rising-edge interrupt request pin
INT5	1	Input	Interrupt request pin 5: Can be programmed for level or rising-edge detection. 
\overline{NMI}	1	Input	Non-maskable interrupt request pin: Can be programmed for falling-edge or falling-rising-edge detection. 
CLK	1	Output	Clock output: Outputs external input clock X1 divided by 4. Pulled up during reset.
AM8 / $\overline{16}$	1	Input	Address mode: External data bus width selection pin. Set to 0 when using fixed 16-bit external bus or dual 8/16-bit external bus. Set to 1 with 8-bit external bus fixed.
\overline{RESET}	1	Input	Reset: Initializes TMP95C001. (with pull-up)
X1 / X2	2	Input / Output	Oscillator connecting pins
VCC	2		Power supply pin (All Vcc pins should be connected with the power supply pin.)
VSS (GND)	2		Ground pin (0 V) (All Vss pins should be connected with GND (0 V).)

Note : Connect all VCC pins to power supply and all VSS pins to GND.

3. Operation

The following is a block-by-block description of the functions and basic operation of TMP95C001.

Note that the description concludes with cautions and restrictions for each block in 7, Usage Cautions and Restrictions.

3.1 CPU

TMP95C001 contains an advanced, high-speed 16-bit CPU (the TLCS-900/H__CPU). The CPU is described in the TLCS-900 CPU section in the previous chapter.

The following describes the CPU functions unique to TMP95C001 that are not described in “TLCS-900 CPU”.

3.1.1 Reset Operation

Figure 3.1 (1) shows reset timing.

At TMP95C001 reset, the power supply voltage must be within the operating range and internal oscillation must be stable. Set the **RESET** input to 0 for at least ten system clocks (= 10 states: 0.8 μ s for a 25-MHz clock).

When the reset is accepted, the CPU:

- Sets the program counter (PC) to the reset vector stored at addresses FFFF00H to FFFF02H.
PC (7 : 0) \leftarrow value at address FFFF00H
PC (15 : 8) \leftarrow value at address FFFF01H
PC (23 : 16) \leftarrow value at address FFFF02H
- Sets the stack pointer (XSP) to 100H
- Sets bits IFF2 to 0 of the status register (SR) to 111 (this sets the interrupt level mask register to level 7).
- Sets the MAX bit of the status register (SR) to 1 (this sets maximum mode). (Note: This product does not support minimum mode. Do not set the MAX bit to 0.)
- Clears bits RFP2 to 0 of the status register (SR) to 000 (this sets the register banks to 0).

After reset is released, the CPU begins execution from the instruction at the location specified in the PC. Other than the changes described above, reset does not alter any internal CPU registers.


When reset is accepted, processing of the internal I/O and other pins are as follows:

- Initializes the internal I/O registers as per specifications.
- Pulls up the clock pin to 1.

3.2 Memory Map

TMP95C001 uses an address area of 64 bytes as an internal I/O area. This is allocated at addresses 000000H to 00003FH. The CPU can also access this internal I/O using a short instruction code according to “direct addressing mode”.

Figure 3.2 shows an accessing area in the respective addressing modes for the memory map and the CPU.



Note : After reset, the stack pointer (XSP) is set to 100H.

Figure 3.2 TMP95C001 Memory Map

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{CC}	– 0.5 to 6.5	V
Input voltage	V _{IN}	– 0.5 to V _{CC} + 0.5	V
Output current (total)	Σ I _{OL}	+ 120	mA
Output current (total)	Σ I _{OH}	– 120	mA
Power dissipation (Ta = 70°C)	P _D	400	mW
Soldering temperature (10 s)	T _{SOLDER}	+ 260	°C
Storage temperature	T _{STG}	– 65 to 150	°C
Operating temperature	T _{OPR}	– 20 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Electrical Characteristics

(1) V_{CC} = + 5 V ± 10%, Ta = – 20 to + 70°C (fc = 8 to 25 MHz)

(Typ values are for Ta = + 25°C and V_{CC} = + 5 V)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15)	V _{IL}		– 0.3	0.8	V
INT1 to 5, BUSRQ, WAIT	V _{IL1}		– 0.3	0.3 V _{CC}	V
RESET, NMI, INT0	V _{IL2}		– 0.3	0.25 V _{CC}	V
AM8/16	V _{IL3}		– 0.3	0.3	V
X1	V _{IL4}		– 0.3	0.2 V _{CC}	V
Input High Voltage (D0 to 15)	V _{IH}		2.2	V _{CC} + 0.3	V
INT1 to 5, BUSRQ, WAIT	V _{IH1}		0.7 V _{CC}	V _{CC} + 0.3	V
RESET, NMI, INT0	V _{IH2}		0.75 V _{CC}	V _{CC} + 0.3	V
AM8/16	V _{IH3}		V _{CC} – 0.3	V _{CC} + 0.3	V
X1	V _{IH4}		0.8 V _{CC}	V _{CC} + 0.3	V
Output Low Voltage	V _{OL}	I _{OL} = 1.6 mA		0.45	V
Output High Voltage	V _{OH}	I _{OH} = – 400 μA	2.4		V
	V _{OH1}	I _{OH} = – 100 μA	0.75 V _{CC}		V
	V _{OH2}	I _{OH} = – 20 μA	0.9 V _{CC}		V
Darlington Drive Current (8 Output Pins max.)	I _{DAR}	V _{EXT} = 1.5 V R _{EXT} = 1.1 kΩ	– 1.0	– 3.5	mA
Input Leakage Current	I _{LI}	0.0 ≤ Vin ≤ V _{CC}	0.02 (Typ)	± 5	μA
Output Leakage Current	I _{LO}	0.2 ≤ Vin ≤ V _{CC} – 0.2	0.05 (Typ)	± 10	μA
Operating Current (RUN)	I _{CC}	fc = 25 MHz	20 (Typ)	30	mA
IDLE			3.5 (Typ)	10	mA
STOP (Ta = – 20 to 70°C)		0.2 ≤ Vin ≤ V _{CC} – 0.2	0.5 (Typ)	50	μA
STOP (Ta = 0 to 50°C)		0.2 ≤ Vin ≤ V _{CC} – 0.2		10	μA
Power Down Voltage (at STOP)	V _{STOP}	V _{IL2} = 0.2 V _{CC} , V _{IH2} = 0.8 V _{CC}	2.0	6.0	V
RESET Pull Up Resistance	R _{RST}		50	250	kΩ
Pin Capacitance	C _{IO}	fc = 1 MHz		10	pF
Schmitt Width	V _{TH}		0.4	1.0 (Typ)	V
RESET, NMI, INT0					


Note: I_{DAR} is guaranteed for total of up to 8 ports.

(2) $V_{CC} = +3\text{ V} \pm 10\%$, $T_a = -20 \sim +70^\circ\text{C}$ ($f_c = 4$ to 12.5 MHz)

(Typ values are for $T_a = +25^\circ\text{C}$ and $V_{CC} = +3\text{ V}$)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15)	V_{IL}		-0.3	0.6	V
INT1 to 5, BUSRQ, WAIT	V_{IL1}		-0.3	$0.3 V_{CC}$	V
RESET, NMI, INT0	V_{IL2}		-0.3	$0.25 V_{CC}$	V
AM8/16	V_{IL3}		-0.3	0.3	V
X1	V_{IL4}		-0.3	$0.2 V_{CC}$	V
Input High Voltage (D0 to 15)	V_{IH}		2.0	$V_{CC} + 0.3$	V
INT1 to 5, BUSRQ, WAIT	V_{IH1}		$0.7 V_{CC}$	$V_{CC} + 0.3$	V
RESET, NMI, INT0	V_{IH2}		$0.75 V_{CC}$	$V_{CC} + 0.3$	V
AM8/16	V_{IH3}		$V_{CC} - 0.3$	$V_{CC} + 0.3$	V
X1	V_{IH4}		$0.8 V_{CC}$	$V_{CC} + 0.3$	V
Output Low Voltage	V_{OL}	$I_{OL} = 1.6\text{ mA}$		0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -400\text{ }\mu\text{A}$	2.4		V
Input Leakage Current	I_{LI}	$0.0 \leq V_{in} \leq V_{CC}$	0.02 (Typ)	± 5	μA
Output Leakage Current	I_{LO}	$0.2 \leq V_{in} \leq V_{CC} - 0.2$	0.05 (Typ)	± 10	μA
Operating Current (RUN)	I_{CC}	$f_c = 12.5\text{ MHz}$	5.0 (Typ)	9.0	mA
IDLE			0.9 (Typ)	1.8	mA
STOP ($T_a = -20$ to 70°C)		$0.2 \leq V_{in} \leq V_{CC} - 0.2$	0.5 (Typ)	50	μA
STOP ($T_a = 0$ to 50°C)		$0.2 \leq V_{in} \leq V_{CC} - 0.2$		10	μA
Power Down Voltage (at STOP)	V_{STOP}	$V_{IL2} = 0.2 V_{CC}$, $V_{IH2} = 0.8 V_{CC}$	2.0	6.0	V
RESET Pull Up Resistance	R_{RST}		80	500	$k\Omega$
Pin Capacitance	C_{IO}	$f_c = 1\text{ MHz}$		10	pF
Schmitt Width RESET, NMI, INT0	V_{TH}		0.4	1.0 (Typ)	V

(Reference) Definition of I_{DAR}



4.3 AC Electrical Characteristics

(1) $V_{CC} = +5\text{ V} \pm 10\%$, $T_a = -20$ to $+70^\circ\text{C}$ (f_c = 8 MHz to 25 MHz)

No.	Parameter	Symbol	Variable		20 MHz		25 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	Oscillation cycle (= x)	t _{OSC}	40	125	50		40		ns
2	Clock pulse width	t _{CLK}	2x – 40		60		40		ns
3	A0 to A23 valid → clock hold	t _{AK}	0.5x – 20		5		0		ns
4	Clock valid → A0 to A23 hold	t _{KA}	1.5x – 60		5		0		ns
5	A0 to A23 valid → $\overline{\text{RD}}/\overline{\text{WR}}$ fall	t _{AC}	1.0x – 20		30		20		ns
6	$\overline{\text{RD}}/\overline{\text{WR}}$ rise → A0 to A23 hold	t _{CA}	0.5x – 20		5		0		ns
7	A0 to A23 valid → D0 to D15 input	t _{AD}		3.5x – 35		140		105	ns
8	$\overline{\text{RD}}$ fall → D0 to D15 input	t _{RD}		2.5x – 40		85		60	ns
9	$\overline{\text{RD}}$ Low pulse width	t _{RR}	2.5x – 40		85		60		ns
10	$\overline{\text{RD}}$ rise → D0 to D15 hold	t _{HR}	0		0		0		ns
11	$\overline{\text{WR}}$ Low pulse width	t _{WW}	2.5x – 40		85		60		ns
12	D0 to D15 valid → $\overline{\text{WR}}$ rise	t _{DW}	2.0x – 40		60		40		ns
13	$\overline{\text{WR}}$ rise → D0 to D15 hold	t _{WD}	0.5x – 10		15		10		ns
14	A0 to A23 valid → $\overline{\text{WAIT}}$ input $\left(\begin{smallmatrix} 1 \text{ WAIT} \\ + n \text{ mode} \end{smallmatrix} \right)$	t _{AW}		3.5x – 90		85		50	ns
	A0 to A23 valid → $\overline{\text{WAIT}}$ input $\left(\begin{smallmatrix} 0 \text{ WAIT} \\ + n \text{ mode} \end{smallmatrix} \right)$	t _{AW}		1.5x – 40		35		20	ns
15	$\overline{\text{RD}}/\overline{\text{WR}}$ fall → $\overline{\text{WAIT}}$ hold (1 WAIT + n mode)	t _{CW}	2.5x + 0		125		100		ns
	$\overline{\text{RD}}/\overline{\text{WR}}$ fall → $\overline{\text{WAIT}}$ hold (0 WAIT + n mode)	t _{CW}	0.5x + 0		25		20		ns

AC measuring conditions

- Output level : High 2.2 V / Low 0.8 V , CL = 50 pF
(Note that for D0 to D15, A0 to A23, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, and CLK, CL = 100 pF)
- Input level : High 2.4 V / Low 0.45 V (D0 to D15)
High 0.8 V_{CC} / Low 0.2 V_{CC} (except for D0 to D15)


(2) $V_{CC} = +3\text{ V} \pm 10\%$, $T_a = -20$ to $+70^\circ\text{C}$ (f_c = 4 MHz to 12.5 MHz)

No.	Parameter	Symbol	Variable		12.5 MHz		Unit
			Min	Max	Min	Max	
1	Oscillation cycle (= x)	t _{OSC}	80	250	80		ns
2	Clock pulse width	t _{CLK}	2x – 40		120		ns
3	A0 to A23 valid → clock hold	t _{AK}	0.5x – 40		0		ns
4	Clock valid → A0 to A23 hold	t _{KA}	1.5x – 80		40		ns
5	A0 to A23 valid → $\overline{\text{RD}}/\overline{\text{WR}}$ fall	t _{AC}	1.0x – 60		20		ns
6	$\overline{\text{RD}}/\overline{\text{WR}}$ rise → A0 to A23 hold	t _{CA}	0.5x – 40		0		ns
7	A0 to A23 valid → D0 to D15 input	t _{AD}		3.5x – 125		155	ns
8	$\overline{\text{RD}}$ fall → D0 to D15 input	t _{RD}		2.5x – 115		85	ns
9	$\overline{\text{RD}}$ Low pulse width	t _{RR}	2.5x – 40		160		ns
10	$\overline{\text{RD}}$ rise → D0 to D15 hold	t _{HR}	0		0		ns
11	$\overline{\text{WR}}$ Low pulse width	t _{WW}	2.5x – 40		160		ns
12	D0 to D15 valid → $\overline{\text{WR}}$ rise	t _{DW}	2.0x – 60		100		ns
13	$\overline{\text{WR}}$ rise → D0 to D15 hold	t _{WD}	0.5x – 30		10		ns
14	A0 to A23 valid → $\overline{\text{WAIT}}$ input (1 WAIT + n mode)	t _{AW}		3.5x – 130		150	ns
	A0 to A23 valid → $\overline{\text{WAIT}}$ input (0 WAIT + n mode)	t _{AW}		1.5x – 80		40	ns
15	$\overline{\text{RD}}/\overline{\text{WR}}$ fall → $\overline{\text{WAIT}}$ hold (1 WAIT + n mode)	t _{CW}	2.5x + 0		200		ns
	$\overline{\text{RD}}/\overline{\text{WR}}$ fall → $\overline{\text{WAIT}}$ hold (0 WAIT + n mode)	t _{CW}	0.5x + 0		40		ns


AC measuring conditions

- Output level : High 0.7 × V_{CC} / Low 0.3 × V_{CC} , CL = 50 pF
- Input level : High 0.9 × V_{CC} / Low 0.1 × V_{CC}

(3) Read cycle



(4) Write cycle




4.4 SCOUT pin AC Electrical Characteristics

Ta = - 20 to + 70°C

Parameter	Symbol	Variable		12.5 MHz		25 MHz	
		Min	Max	Min	Max	Min	Max
High-level pulse width VCC = + 5 V ± 10% (fc = 8 to 25 MHz)	tSCH	1x – 20		60		20	
VCC = + 3 V ± 10% (fc = 4 to 12.5 MHz)		1x – 30		50		–	–
Low-level pulse width VCC = + 5 V ± 10% (fc = 8 to 25 MHz)	tSCL	1x – 20		60		20	
VCC = + 3 V ± 10% (fc = 4 to 12.5 MHz)		1x – 30		50		–	–

AC measuring conditions

- Output level
 - (1) Vcc = + 5 V ± 10%
High 2.2 V / Low 0.8 V, CL = 30pF
 - (2) Vcc = + 3 V ± 10%
High 0.7 × Vcc / Low 0.3 × Vcc, CL = 30pF




4.5 Interrupt Operation

$V_{CC} = +5V \pm 10\%$, $T_a = -20$ to $+70^\circ\text{C}$ ($f_c = 8$ to 25 MHz)
 $V_{CC} = +3V \pm 10\%$, $T_a = -20$ to $+70^\circ\text{C}$ ($f_c = 4$ to 12.5 MHz)

Parameter	Symbol	Variable		12.5 MHz		25 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$\overline{\text{NMI}}$, INT0 low-level pulse width	t_{INTAL}	4x		320		160		ns
$\overline{\text{NMI}}$, INT0 high-level pulse width	t_{INTAH}	4x		320		160		ns
INT1 to INT5 low-level pulse width	t_{INTBL}	$8x + 100$		740		420		ns
INT1 to INT5 high-level pulse width	t_{INTBH}	$8x + 100$		740		420		ns

4.6 Bus Request/Bus Acknowledge Timing



$V_{CC} = +5V \pm 10\%$, $T_a = -20$ to $+70^\circ\text{C}$ ($f_c = 8$ to 25 MHz)
 $V_{CC} = +3V \pm 10\%$, $T_a = -20$ to $+70^\circ\text{C}$ ($f_c = 4$ to 12.5 MHz)

Parameter	Symbol	Variable		12.5 MHz		25 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$\overline{\text{BUSRQ}}$ setup time for CLK	t_{BRC}	120		120		120		ns
CLK \rightarrow $\overline{\text{BUSAK}}$ fall	t_{CBAL}		$2.0x + 120$		280		200	ns
CLK \rightarrow $\overline{\text{BUSAK}}$ rise	t_{CBAH}		$0.5x + 40$		80		60	ns
Time from output buffer off until $\overline{\text{BUSAK}}$ fall	t_{ABA}	0	80	0	80	0	80	ns
Time from $\overline{\text{BUSAK}}$ rise until output buffer on	t_{BAA}	0	80	0	80	0	80	ns

Note: When bus release is requested with $\overline{\text{BUSRQ}}$ cleared to 0, that request cannot be granted until the previous bus cycle is terminated by a WAIT, and the WAIT is released.