CMOS 8-Bit Microcontroller

TMP87CM53F

The 87CM53 is the high speed and high performance 8-bit single chip microcomputers. These MCU contain CPU core, ROM, RAM, input/output ports, an A/D converter, DTMF generator, multi-function timer/counters, two serial interfaces, and two clock generators on a chip. The 87CM53 provides high current output capability for LED direct drive.

Part No.	ROM	RAM	Package	OTP MCU
TMP87CM53F	32 K x 8-bit	1024 × 8-bit	P-QFP80-1420-0.80B	TMP87PM53F

Features

- P-QFP80-1420-0.80B 8-bit single chip microcomputer TLCS-870 Series \clubsuit Instruction execution time: 0.5 μ s (at 8 MHz, gear ratio 1/1), 122 µs(at 32.768 kHz) 412 basic instructions Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits) Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or) 16-bit data operations • 1-byte jump/subroutine-call (Short relative jump / Vector call) 15 interrupt sources (External: 5, Internal: 10) All sources have independent latches each, and nested interrupt control is available. edge-selectable external interrupts with noise reject • High-speed task switching by register bank changeover TMP87CM53F 10 Input/Output ports (72 pins) TMP87PM53F • High current output: 7 pins (typ. 20 mA) Two 16-bit Timer/Counters Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes Two 8-bit Timer/Counters Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes Time Base Timer (Interrupt frequenc: 0.95 Hz to 16384 Hz) Divider output function (frequency: 0.976 kHz to 8.192 kHz) Tone generator Single tone / Dual tone (DTMF) output function Melody (sine wave / square wave) output function Watchdog Timer 8-bit Serial Interface • 8 bytes transmit/receive data buffer Internal/external serial clock, and 4/8-bit mode UART 8-bit successive approximate type A/D converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 μs or 92 μs (at 8 MHz, gear ratio 1/1)

980910EBP1

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.

- ♦Key on Wake-Up
- Dual clock operation
- ♦ Internal clock select mode (fc, fc/2, fc/4, fc/8) Initial fc/8 operation
- Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.2 to 5.5 V at [3.58 MHz] [3.84 MHz] [4.0 MHz] [4.19 MHz] / 32.768 kHz,
 - 4.5 to 5.5 V at 8 MHz / 32.768 kHz

Emulation Pod: BM87CM53F0A

Pin Assignments (Top View)





Pin Function

Pin Name	Input / Output	Function					
P07 to P00	I/O	Two 8-bit programmable input/output					
P17, P16	I/O	ports (tri-state).					
P15 (TC2)	l/O (Input)	Each bit of these ports can be individually configured as an input or an output	Timer/Counter 2 input				
P14 (PPG)		under software control.	Programmable pulse generator output				
P13 (DVO)	· I/O (Output)	During reset, all bits are configured as	Divider output				
P12 (INT2 / TC1)		input.	External interrupt input 2 or Timer/Counter 1 input				
P11 (INT1)	I/O (Input)	When used as a divider output or a PPG output, the latch must be set to "1".	External interrupt input 1				
P10 (ĪNTO)			External interrupt input 0				
P23	I/O						
P22 (XTOUT)	I/O (Output)	4-bit input/output port with latch.	Resonator connecting pins (32.768kHz).				
P21 (XTIN)		When used as an input port, the latch must be set to "1".	For inputting external clock, XTIN is used and XTOUT is opened.				
P20 (INT5/STOP)	· I/O (Input)		External interrupt input 5 or STOP mode release signal input				
P36 to P30	I/O	7-bit input/output port (high current outpu When used as an input port, the latch must	t) with latch.				
P47 (Tone)	I/O (Output)	8-bit programmable input/output port	Tone output				
P46 (Melody1)	I/O (Output)	(tri-state). Each bit of the port can be	Melody1 output (sine wave)				
P45 (SO)	l/O (Output)	individually configured as an input or an output or a port option under software	SIO serial data output				
P44 (SI)	l/O (Input)	control. During reset, all bits are	SIO serial data input				
P43 (SCK)	I/O (I/O)	configured as input.	SIO serial clock input/output				
	I/O	•					
 P41 (TxD)	I/O (Output)	When used as an input port or a SIO input/output, the latch must be set to "1".	SIO serial data output (asynchronous only)				
P40 (RxD)	l/O (Input)		SIO serial data input (asynchronous only)				
P54	1/0	5-bit programmable input/output port (tri-state). Each bit of the port can be					
 P53 (<u>Melody2</u>)	I/O (Output)	individually configured as an input or an output or a port option under software	Melody2 output (square wave)				
P52 (PWM/PDO)	I/O (Output)	control. During reset, all bits are configured as input.	8-bit PWM output or 8-bit programmable divider output				
P51	I/O	When used as an inp <u>ut port, an</u> external					
P50 (INT3/TC3)	l/O (Input)	interrupt input, or a PWM/PDO output, the latch must be set to "1".	External interrupt input 3 or Timer/Counter 3 input				
P67 (AIN7)		8-bit programmable input/output port (tri-state). Each bit of the port can be					
to P60 (AIN0)	l/O (Input)	individually configured as an input or an output under software control.	A/D converter analog inputs				
P77 to P70	I/O	8-bit programmable input/output port (tri-	state). Each bit of the port can be				
P97 to P90	I/O	individually configured as an input or an ou control. During reset, all bits are configure	id as input.				
P87 (STPR7)		8-bit programmable input/output port (tri-	state). Each bit of the port can be				
to P80 (STPR0)	l/O (Input)	individually configured as an input or an output or a pull-up resister under software control. During reset, all bits are configared as an input.					
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequer For inputting external clock, XIN is used and	d XOUT is opened.				
RESET	Ι/Ο	Reset signal input or watchdog timer output reset output.	t/address-trap-reset output/system-clock-				
TEST	Input	Test pin for out-going test. Be tied to low.					
VDD, VSS		+ 5 V, 0 V (GND)					
VAREF, VASS	Power Supply	Analog reference voltage inputs (High, Low	/)				

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CM53. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.



Figure 1-1. Memory Address Maps

Electrical Characteristics

Absolute Maximum Rati	ngs	(V _{SS} = 0 V)				
Parameter	Symbol	Pins	Ratings	Unit		
Supply Voltage	VDD		– 0.3 to 6.5	V		
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	V		
Output Voltage	V _{OUT}		– 0.3 to V _{DD} + 0.3	v		
	I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9	3.2			
Output Current (Per 1pin)	I _{OUT2}	Port P3	30	mA		
	Σ Ι _{Ουτ1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9	160			
Output Current (Total)	Σ Ι _{Ουτ2}	Port P3	120	mA		
Power Dissipation [Topr = 70°C]	PD		350	mW		
Soldering Temperature (time)	Tsld		260 (10s)	°C		
Storage Temperature	Tstg		– 55 to 125	°C		
Operating Temperature	Topr		– 30 to 60	°C		

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Parameter	Symbol	Pins	Conditions		Min	Max	Unit	
			fa ONUL		4.5			
			fc = 8 MHz	IDLE1, 2 mode	4.5			
			fo < 4 2 MU-	NORMAL1, 2 mode				
Supply Voltage	V _{DD}		fc ≦4.2 MHz	IDLE1, 2 mode	2.2	5.5	v	
			fs =	SLOW mode	Note 2			
			32.768 kHz	SLEEP mode]			
				STOP mode	2.0			
	V _{IH1}	Except hysteresis input	$V_{DD} \ge 4.5 V$ $V_{DD} < 4.5 V$		V _{DD} × 0.70			
Input High Voltage	V _{IH2}	Hysteresis input			V _{DD} x 0.75	V _{DD}	V	
	V _{IH3}				V _{DD} × 0.90			
	V _{IL1}	Except hysteresis input				$V_{DD} \times 0.30$		
Input Low Voltage	V _{IL2}	Hysteresis input	- V _{DD} ≧4.5 V		0	$V_{DD} \times 0.25$	v	
	V _{IL3}		V	′ _{DD} <4.5 ∨		$V_{DD} \times 0.10$		
	fc		V _{DD} = 4.5 to 5.5 V		3.58	8.0	MHz	
Clock Frequency		fc XIN, XOUT		V _{DD} = 2.7 to 5.5 V		4.19		
	fs	XTIN, XTOUT			30.0	34.0	kHz	

Recommended Operating Conditions $(V_{SS} = 0 V, Topr = -30 \text{ to } 60^{\circ}\text{C})$

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc: The supply voltage range of the conditions shows the value in NORMAL1, 2 modes and IDLE 1,2 modes.

Note 3: When the A/D converter is used, VDD must be set to \geq 2.7 V.

Г

D.C. Char	acterist	ics (V _{SS} = 0 V, 1	Fopr = - 30 to 60°C)	I				
Parameter	Symbol	Pins	Condit	ions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input			_	0.9	_	v
Input Current	I _{IN1}	TEST Sink open drain port and tri- state port	V _{DD} = 5.5 V		_	_	±2	μΑ
	I _{IN3}	RESET, STOP	V _{IN} = 5.5 V / 0 V					
Input Resistance	R _{IN2}	RESET			100	220	450	kΩ
	R _{IN}	P8 pull-up resistor			30	70	150	K
Output Leakage Current	I _{LO}	Sink open drain port and tri- state port	V _{DD} = 5.5 V, V _{OUT}	= 5.5 V	Ι	-	2	μA
Output High Voltage	V _{OH2}	Tri-state port $V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$		4.1	_	-	v	
Output Low Voltage	V _{OL}	Except XOUT and P3	$V_{DD} = 4.5 V, I_{OL} =$	1.6 mA	_	_	0.4	v
Output Low Current	I _{OL3}	Port P3	$V_{DD} = 4.5 V, V_{OL} =$	1.0 V	-	20	_	mA
Supply Current in NORMAL 1, 2 mode Supply Currnt in IDLE 1, 2 mode Supply Currnt in NORMAL 1, 2 mode Supply Currnt in IDLE 1, 2 mode	- I _{DD}		$V_{DD} = 5.5 V$ $V_{IN} = 5.3 V / 0.2 V$ fc = 8 MHz fs = 32.768 kHz $V_{DD} = 2.2 V$ $V_{IN} = 2.2 V / 0.2 V$ fc = 4.2 MHz fs = 32.768 kHz	TONE no output TONE output TONE no output TONE output TONE no output TONE output TONE no output TONE no output		9 10.5 4.5 6.0 1.5 2.0 0.8 1.3	12 13.5 6.5 8.0 2.5 3.0 1.8 2.3	mA
Supply Current in SLOW mode Supply Current in SLEEP mode	I _{DD}		$V_{DD} = 3.0 V$ $V_{IN} = 2.8 V / 0.2 V$ fs = 32.768 kHz		-	30 15	60 30	μ Α μ Α
Supply Current in STOP			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V			0.5	10	μΑ

Note 1: Typical values show those at Topr = 25° C, V_{DD} = 5 V. Note 2: Input current: The current through pull-up or pull-down resistor is not included.

٦

A/D Conversion Characteristics		$(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{Topr} = -30 \text{ to } 60^{\circ}\text{C})$					
Parameter	Symbol	Conditions	Min	Тур.	Max	Unit	
Analog Reference Voltage	V _{AREF}		2.7	-	V _{DD}		
	V _{ASS}	$V_{AREF} - V_{ASS} \ge 2.5 V$	V _{SS}	_	1.5		
Analog Input Voltage	V _{AIN}	$V_{DD} = V_{AREF} = 5.0 V$ $V_{SS} = V_{ASS} = 0.0 V$	V _{ASS}	_	VAREF	v	
Analog Supply Current	I _{REF}		_	0.5	1.0	v	
Nonlinearity Error		V _{DD} = 2.7 to 5.5 V	_	-	± 1		
Zero Point Error		V _{SS} = 0.0 V	_	_	± 1	mA	
Full Scale Error		V _{AREF} = 2.700 V, 5.000 V	_	-	± 1		
Total Error		V _{ASS} = 0.000 V	_	_	± 2	LSB	

Note: Total Error = total number of each type error excluding guantization error.

Tone Output Characteristics	(V _{SS} = 0 V
-	1

V, $V_{DD} = 2.2$ to 5.5 V, Topr = - 30 to 60°C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Tone Output Voltage(ROW)	V _{TONE}	$RL \ge 10 \text{ k}\Omega$, $V_{DD} = 2.2 \text{ V}$	126	150	178	mVrms
Pre-Emphasis High Band (COL / ROW)	PEHB	PEHB = 20 log (COL/ROW)	1	2	3	dB
Output Distortion	DIS		_	_	5	%
		fc = 3.84 MHz, 4.00 MHz, 8.00 MHz (Except error of osc. frequency)	_	_	0.7	
Frequency Stability	∆f	fc = 3.58 MHz (Except error of osc. frequency)	_	_	0.66	%
		fc = 4.19 MHz (Except error of osc. frequency)	_	_	0.93	

A.C. Characteristic	:S	$(V_{SS} = 0 V, Topr = -40 \text{ to } 85^{\circ}C)$				
Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Machine Cycle Time		In NORMAL1, 2 mode (gear ratio)	0 5 (1/1)	_	0.0(4/0)	
		In IDLE1, 2 mode (gear ratio)	0.5 (1/1)		8.9(1/8)	
	I F	In SLOW mode	117.6		133.3	μs
		In SLEEP mode	117.6			
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input)	50			
Low Level Clock Pulse Width	t _{WCL}	fc = 8 MHz	50	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input)				
Low Level Clock Pulse Width	t _{WSL}	fs = 32.768 kHz	14.7	_	_	μs

٦

Recommended Oscillating Condition

Parameter	Oscillator	Frequency	Frequency Recommended Oscillator		Recommende	ed Condition
rarameter	Oscillator	nator requercy Recommended Oscillator		C ₁	C ₂	
High-frequency		8 MHz	KYOCERA	KBR8.0M		
	Ceramic Resonator		KYOCERA	KBR4.0MS	30 pF	30 pF
		4 MHz	MURATA	CSA4.00MG		
	Crystal Oscillator	8 MHz	тоуосом	210B 8.0000		
		4 MHz	тоуосом	204B 4.0000	20 pF	20 pF
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15 pF	15 pF



Note: When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations

Note: To obtain an accurate oscillating frequency the condenser capacity must be adjusted on the set.