TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

T C 7 M H 1 7 5 F K

Quad D-Type Flip-Flop with Clear

The TC7MH175FK is an advanced high speed CMOS quad D-type flip-flop fabricated with silicon gate $\rm C^2MOS$ technology.

It achieves the high speed operation similar to equivalent bipolar schottky TTL while maintaining the CMOS low power dissipation.

These four flip-flops are controlled by a clock input (CK) and a clear input (\overline{CLR}).

The information data applied to the D inputs (D1 thru D4) are transferred to the outputs (Q1 thru Q4 and $\overline{Q}1$ thru $\overline{Q}4$) on the positive-going edge of the clock pulse.

When the CLR input is held low, the Q outputs are at the

Weight: 0.02 g (typ.)

VSSOP16-P-0030-0.50

low logic level and the \overline{Q} outputs are at the high logic level, regardless of other input conditions.

An input protection circuit ensures that 0 to 7 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $f_{max} = 210 \text{ MHz}$ (typ.) (VCC = 5 V)
- Low power dissipation: $ICC = 4 \mu A \text{ (max) (Ta} = 25 \text{°C)}$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays: t_pLH ≃ t_pHL
- Wide operating voltage range: VCC (opr) = 2~5.5 V
- Low noise: VOLP = 0.8 V (max)
- Pin and function compatible with 74ALS175

000630EBA

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The products described in this document are subject to the foreign exchange and foreign trade laws


• The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the
buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and
to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or
damage to property.


[•] The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

Pin Assignment (top view)



IEC Logic Symbol




Truth Table

	Innuto		Out			
	Inputs			Outputs		
CLR	D	CK	Q	Q	Function	
L	Х	Х	L	Н	Clear	
Н	L	<u> </u>	L	Н	_	
Н	Н	<u></u>	Н	L	_	
Н	Х		Q _n	\overline{Q}_n	No change	

X: Don't care

System Diagram





Maximum Ratings

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5~7.0	V
DC input voltage	V _{IN}	-0.5~7.0	V
DC output voltage	V _{OUT}	-0.5~V _{CC} + 0.5	٧
Input diode current	I _{IK}	-20	mA
Output diode current	I _{OK}	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	-65~150	°C

Recommended Operating Conditions

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2.0~5.5	V
Input voltage	V _{IN}	0~5.5	V
Output voltage	V _{OUT}	0~V _{CC}	V
Operating temperature	T _{opr}	-40~85	°C
Input rise and fall time	dt/dv	$0\sim100~(V_{CC}=3.3\pm0.3~V)$	ns/V
Imput noe and fall time	αι/αν	$0~20~(V_{CC} = 5 \pm 0.5~V)$	115/ V

Electrical Characteristics

DC Characteristics

Characteristics		Symbol Test Condition			Ta = 25°C			Ta = -40~85°C		Unit	
		Symbol	1650	rest condition		Min	Тур.	Max	Min	Max	Orint
		V _{IH}	_		2.0	1.50	_	_	1.50	_	V
Input voltage	High level				3.0~5.5	$\begin{array}{c} V_{CC} \\ \times 0.7 \end{array}$	_	_	V _{CC} ×0.7	_	
input voitage					2.0	_	_	0.50	_	0.50	V
	Low level	V _{IL}	_		3.0~5.5	-	-	$\begin{array}{c} V_{CC} \\ \times 0.3 \end{array}$	_	V _{CC} ×0.3	
	High level				2.0	1.9	2.0	_	1.9	_	
		Vон	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_	
					4.5	4.4	4.5	_	4.4	_	
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_	
Output voltage				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	
Output Voltage					2.0	_	0	0.1	_	0.1	v
				$I_{OL} = 50 \mu A$	3.0	_	0	0.1	_	0.1	
	Low level	V _{OL}	$V_{IN} = V_{IH}$ or V_{IL}		4.5		0	0.1	_	0.1	
				$I_{OL} = 4 \text{ mA}$	3.0	_	_	0.36	_	0.44	
				$I_{OL} = 8 \text{ mA}$	4.5			0.36	_	0.44	
Input leakage current		I _{IN}	V _{IN} = 5.5 V or GND		0~5.5	_		±0.1	_	±1.0	μΑ
Quiescent supply	y current	I _{CC}	$V_{IN} = V_{CC}$	or GND	5.5			4.0		40.0	μΑ



Timing Requirements (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	vmbol Test Condition -		Ta = 25°C		Ta = -40~85°C	Unit	
Characteristics	Symbol	rest Condition	V _{CC} (V)	Тур.	Limit	Limit	Offic	
Minimum pulse width	t _{w (L)}		3.3 ± 0.3	_	5.0	5.0	no	
(CK)	t _{w (H)}		5.0 ± 0.5	_	5.0	5.0	ns	
Minimum pulse width	t as		3.3 ± 0.3	_	5.0	5.0	ns	
(CLR)	t _{w (L)}		5.0 ± 0.5	_	5.0	5.0	115	
Minimum set-up time	t _s		3.3 ± 0.3	_	5.0	5.0	ns	
Willimum Set-up time	's		5.0 ± 0.5	_	4.0	4.0	113	
Minimum hold time	t _h		3.3 ± 0.3	_	1.0	1.0	ns	
Williman noid time			5.0 ± 0.5	_	1.0	1.0	113	
Minimum removal time			3.3 ± 0.3	_	5.0	5.0	ns	
(CLR)	t _{rem}		5.0 ± 0.5	_	5.0	5.0	113	

AC Characteristics (Input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = -40~85°C		Unit
Characteristics	Symbol	rest Condition	V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	Offic
			3.3 ± 0.3	15	_	7.5	11.5	1.0	13.5	ns
Propagation delay time	t _{pLH}		3.3 ± 0.3	50	_	10.0	15.0	1.0	17.0	
(CK-Q)	tpHL	_	5.0 ± 0.5	15		4.8	7.3	1.0	8.5	115
			3.0 ± 0.3	50		6.3	9.3	1.0	10.5	
			3.3 ± 0.3	15		6.3	10.1	1.0	12.0	
Propagation delay time	t _{pHL}	_	3.3 ± 0.3	50		8.8	13.6	1.0	15.5	ns
(CLR -Q)			5.0 ± 0.5	15		4.3	6.4	1.0	7.5	115
				50		5.8	8.4	1.0	9.5	
	f _{max}	_	3.3 ± 0.3	15	90	140		75	_	
Maximum clock frequency			3.3 ± 0.3	50	50	75		45	—	- MHz
Maximum clock frequency			5.0 ± 0.5	15	150	210	_	125	_	
			3.0 ± 0.3	50	85	115	_	75	_	
Output to output skew	t _{osLH}	(Note1)	3.3 ± 0.3	50		_	1.5	_	1.5	ns
Output to output skew	t _{osHL}	(Note I)	5.0 ± 0.5	50		_	1.0	_	1.0	10
Input capacitance	C _{IN}	_	_			4	10	_	10	pF
Power dissipation capacitance	C _{PD}			(Note2)	_	44	_	_		pF

Note1: Parameter guaranteed by design.

 $t_{\text{OSLH}} = |t_{\text{pLHm}} - t_{\text{pLHn}}|, \, t_{\text{OSHL}} = |t_{\text{pHLm}} - t_{\text{pHLn}}|$

Note2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC \text{ (opr)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per bit)}$

And the total C_{PD} when n pcs of flip-flop operate can be gained by the following equation:


C_{PD} (total) = 30 + 14 · n




Noise Characteristics (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C		Unit
Gilalacteristics	Syllibol	rest Condition	V _{CC} (V)	Тур.	Limit	Offic
Quiet output maximum dynamic V _{OL}	V _{OLP}	C _L = 50 pF	5.0	0.4	0.8	V
Quiet output minimum dynamic V _{OL}	V _{OLV}	C _L = 50 pF	5.0	-0.4	-0.8	V
Minimum high level dynamic input voltage V_{IH}	V _{IHD}	C _L = 50 pF	5.0	_	3.5	V
Maximum low level dynamic input voltage V_{IL}	V _{ILD}	C _L = 50 pF	5.0		1.5	V

Input Equivalent Circuit



Package Dimensions



Weight: 0.02 g (typ.)