

T 6 L 6 4**SOURCE DRIVER FOR TFT LCD PANELS**

The T6L64 is a 256-gray-level, 384-channel-output source driver for TFT LCD panels. The device accepts 8 bit × 6 dot digital data inputs, for which the direction of data transfer can be selected by the U/D pin. The 12 (6 × 2) reference voltage input pins combined with the internal D/A converter materializes multicolor display in up to 16,700,000 colors.

Since the T6L64 supports a dot line inversion system, it eliminates the need for inversion of the LCD panel's counter electrode, allowing for high picture quality.

Moreover, its output dynamic range is a large 12.8 V_{p-p} (max).

Based on high-speed CMOS, the T6L64 offers both low power consumption and high-speed operation. To configure an SXGA or XGA-compatible TFT-LCD module, it allows a maximum operating frequency of 37.5 MHz.

Unit : mm		
T6L64	USER PITCH AREA	
	IN	OUT

Please contact Toshiba or an authorized Toshiba dealer TCP specification and product lineup.

TCP (Tape Carrier Package)


FEATURES


- Grayscale data : Digital CMOS-level 48-bit (8 bits × 6 outputs) parallel transfer method, selectable transfer direction
- Panel drive outputs : 384 outputs, 256 gray levels, R-DAC system, 12 (6 × 2) reference analog voltage inputs, dot / line inversion drive
- Fast operation : Max. 37.5 MHz
- Power supply voltage : Digital power supply voltage 3.0 to 3.6 V
Analog power supply voltage 7.5 to 13.0 V
- Operating temperature : -20 to 75°C
- Cascading of multiple devices
- Package : Tape carrier package (TCP)

000707EBE2

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction. This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN ASSIGNMENT

The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest TCP specification.

PIN FUNCTION

PIN NAME	I/O	FUNCTION									
DI/O DO/I	I/O	<p>Data transfer enable pins</p> <p>These two pins, which become active at the high signal, initiate the transfer of data into the sampling register of the device. One pin is configured as an determined by U/D as shown below :</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>U/D</td><td>DI/O</td><td>DO/I</td></tr> <tr> <td>H</td><td>Input</td><td>Output</td></tr> <tr> <td>L</td><td>Output</td><td>Input</td></tr> </table> <p>When set for input</p> <p>A high on DI/O or DO/I is latched into the internal logic synchronously with the rising edge of CPH. When the internal circuit is in standby state, the device is ready to transfer data. The grayscale data are latched in sequentially, starting at the next rise of CPH.</p> <p>When set for output</p> <p>The pin is used to transfer the enable signal to the T6L64 at the next stage of the LCD driver.</p> <p>The pin enters standby state after outputting a high.</p>	U/D	DI/O	DO/I	H	Input	Output	L	Output	Input
U/D	DI/O	DO/I									
H	Input	Output									
L	Output	Input									
U/D	I	<p>Transfer direction select pin</p> <p>This pin controls the direction in which the data are transferred into the sampling register. Data are transferred synchronously with each rising edge of CPH in one of the following sequences :</p> <p>When U/D is high, data is transferred in the order OUT1 to OUT6, OUT7 to OUT12, and so on.</p> <p>When U/D is low, the direction is reversed to the order OUT379 to OUT384, OUT373 to OUT378, and so on.</p> <p>The voltage applied to this pin must be a DC-level voltage that is either high or low.</p>									
CPH	I	<p>Data transfer clock input</p> <p>This clock input is used to transfer the grayscale data.</p> <p>The result of logical operation between grayscale data and polarity inverting pin is latched into the REG1 sequentially at each rising edge of CPH.</p> <p>Always make sure that a constant-period clock is input to this pin.</p>									
D00 to 07 D10 to 17 D20 to 27 D30 to 37 D40 to 47 D50 to 57	I	<p>Grayscale data bus</p> <p>The data inputs consist of 8-bit words for each of the six channels, that are transferred in parallel at the rising edge of CPH. The relationship between the grayscale data and the the output pins is as follows :</p> $\text{Grayscale data} = 128 \times Dn7 + 64 \times Dn6 + 32 \times Dn5 \\ + 16 \times Dn4 + 8 \times Dn3 + 4 \times Dn2 + 2 \times Dn1 + Dn0$ <p>*where n = 0, 1, ..., 4, 5</p>									

PIN NAME	I/O	FUNCTION
DINV1 DINV2	I	<p>Data polarity inverting pin</p> <p>These pins select whether or not the polarity of input data be inverted.</p> <p>Logic operation : Data bus (Dxx) XOR DINV1, 2</p> <p>when DINV1, 2 = high: data is inverted.</p> <p>when DINV1, 2 = low : data is not inverted.</p> <p>DINV1 chooses whether or not to invert grayscale data (D00 to D07, D10 to D17, D20 to D27).</p> <p>DINV2 chooses whether or not to invert grayscale data (D30 to D37, D40 to D47, D50 to D57).</p>
LOAD	I	<p>Data load input pin</p> <p>When a high voltage is supplied to the load input, the data are transferred from the sampling register to the load register synchronously at the rising edge of CPH. The selected analog voltage corresponding to the data is sent to the LCD.</p>
POL	I	<p>Polarity inverting pin</p> <p>The signal of this pin is latched into the internal logic when a high voltage is supplied to the load input.</p> <p>When POL = high, the reference voltages for odd number outputs are V6 to V11 and those for even-number outputs are V0 to V5. When POL = low, the reference voltages for odd-number outputs are V0 to V5 and those for even-number outputs are V6 to V11.</p>
V0 to V11	I	<p>Reference analog input pins</p> <p>These pins are used to input the voltages used for the DAC.</p> <p>Conditions :</p> $AV_{SS} < V11 \leq V10 \leq V9 \leq V8 \leq V7 \leq V6 \leq V5 \leq V4 \leq V3 \leq V2 \leq V1 \leq V0 < AV_{DD}$
OUT1 to OUT384	O	LCD panel drive pins
AV _{DD}		Analog power supply pin
AV _{SS}		<p>Analog GND pin</p> <p>This pin must be at the same potential level as the digital GND pin.</p>
DV _{DD}		Digital power supply pin.
DV _{SS}		<p>Digital GND pin</p> <p>This pin must be at the same potential level as the analog GND pin.</p>
TEST	I	<p>Test pin</p> <p>Leave this pin open.</p>

DEVICE OPERATION

(1) Starting data transfer

A high input to the data transfer enable pin (DI/O or DO/I) is latched into the internal logic synchronously with the rising edge of CPH, setting the device ready to transfer data.

Data transfer starts at the next rise of CPH.

This enable pin must not be held for more than one CPH period.

(2) Data transfer method

The data in the grayscale data bus is latched to the sampling register (REG1) synchronously with each rising edge of CPH.

Grayscale data for six outputs are latched into the device simultaneously in one transfer. Therefore, 64 transfers are performed to latch the data. When the data loading is completed, the device enters a standby state. The data written into REG1 is the result of logical operation between the grayscale data bus and DINV.

(Note) : Make sure that a clock of the same period as applied during data transfer is input even while in standby state.

The LOAD input must not be driven high during data transfer.

(3) Terminating data transfer

The data transfer enable pin (DO/I or DI/O) output goes high synchronously with the rising edge of CPH, one clock period before the last data item is latched in. It is held high until the next rise of CPH.

(4) Panel drive output

After the data transfer enable pin (DO/I, DI/O) = H outputs, when a high voltage is supplied to the load input, the data in the sampling register (REG1) are transferred to the load register (REG2), and the device starts updating output to the LCD panel drive pins.

(Note) : Make sure the LOAD input is held high for more than 2 clock periods.


(5) Output offset correction function

The T6L64 incorporates a function which corrects offset to reduce output offset (see page 19).

(Note) : When $tpdDX1 > tpdDX2$ depending on the frequency of the CPH used, consult Toshiba.

(6) Reference power supply circuit

The D/A converter is comprised of ladder resistors and switches.



UNIT (Ω)							
RESISTOR NAME	RESISTANCE VALUE	RESISTOR NAME	RESISTANCE VALUE	RESISTOR NAME	RESISTANCE VALUE	RESISTOR NAME	RESISTANCE VALUE
R ₀	200	R ₃₂	100	R ₆₄	50	R ₉₆	25
R ₁	200	R ₃₃	100	R ₆₅	50	R ₉₇	25
R ₂	200	R ₃₄	100	R ₆₆	50	R ₉₈	25
R ₃	200	R ₃₅	100	R ₆₇	50	R ₉₉	25
R ₄	200	R ₃₆	75	R ₆₈	50	R ₁₀₀	25
R ₅	200	R ₃₇	75	R ₆₉	50	R ₁₀₁	25
R ₆	200	R ₃₈	75	R ₇₀	50	R ₁₀₂	25
R ₇	200	R ₃₉	75	R ₇₁	50	R ₁₀₃	25
R ₈	200	R ₄₀	75	R ₇₂	25	R ₁₀₄	25
R ₉	200	R ₄₁	75	R ₇₃	25	R ₁₀₅	25
R ₁₀	200	R ₄₂	75	R ₇₄	25	R ₁₀₆	25
R ₁₁	200	R ₄₃	75	R ₇₅	25	R ₁₀₇	25
R ₁₂	175	R ₄₄	75	R ₇₆	25	R ₁₀₈	25
R ₁₃	175	R ₄₅	75	R ₇₇	25	R ₁₀₉	25
R ₁₄	175	R ₄₆	75	R ₇₈	25	R ₁₁₀	25
R ₁₅	175	R ₄₇	75	R ₇₉	25	R ₁₁₁	25
R ₁₆	175	R ₄₈	75	R ₈₀	25	R ₁₁₂	25
R ₁₇	175	R ₄₉	75	R ₈₁	25	R ₁₁₃	25
R ₁₈	175	R ₅₀	75	R ₈₂	25	R ₁₁₄	25
R ₁₉	175	R ₅₁	75	R ₈₃	25	R ₁₁₅	25
R ₂₀	150	R ₅₂	50	R ₈₄	25	R ₁₁₆	25
R ₂₁	150	R ₅₃	50	R ₈₅	25	R ₁₁₇	25
R ₂₂	150	R ₅₄	50	R ₈₆	25	R ₁₁₈	25
R ₂₃	150	R ₅₅	50	R ₈₇	25	R ₁₁₉	25
R ₂₄	150	R ₅₆	50	R ₈₈	25	R ₁₂₀	25
R ₂₅	150	R ₅₇	50	R ₈₉	25	R ₁₂₁	25
R ₂₆	150	R ₅₈	50	R ₉₀	25	R ₁₂₂	25
R ₂₇	150	R ₅₉	50	R ₉₁	25	R ₁₂₃	25
R ₂₈	100	R ₆₀	50	R ₉₂	25	R ₁₂₄	25
R ₂₉	100	R ₆₁	50	R ₉₃	25	R ₁₂₅	25
R ₃₀	100	R ₆₂	50	R ₉₄	25	R ₁₂₆	25
R ₃₁	100	R ₆₃	50	R ₉₅	25	R ₁₂₇	25

UNIT (Ω)

RESISTOR NAME	RESIS-TANCE VALUE						
R128	25	R160	25	R192	25	R224	50
R129	25	R161	25	R193	25	R225	50
R130	25	R162	25	R194	25	R226	50
R131	25	R163	25	R195	25	R227	50
R132	25	R164	25	R196	25	R228	50
R133	25	R165	25	R197	25	R229	50
R134	25	R166	25	R198	25	R230	50
R135	25	R167	25	R199	25	R231	50
R136	25	R168	25	R200	25	R232	75
R137	25	R169	25	R201	25	R233	75
R138	25	R170	25	R202	25	R234	75
R139	25	R171	25	R203	25	R235	75
R140	25	R172	25	R204	25	R236	75
R141	25	R173	25	R205	25	R237	75
R142	25	R174	25	R206	25	R238	75
R143	25	R175	25	R207	25	R239	75
R144	25	R176	25	R208	25	R240	75
R145	25	R177	25	R209	25	R241	75
R146	25	R178	25	R210	25	R242	75
R147	25	R179	25	R211	25	R243	75
R148	25	R180	25	R212	50	R244	100
R149	25	R181	25	R213	50	R245	100
R150	25	R182	25	R214	50	R246	100
R151	25	R183	25	R215	50	R247	100
R152	25	R184	25	R216	50	R248	100
R153	25	R185	25	R217	50	R249	100
R154	25	R186	25	R218	50	R250	100
R155	25	R187	25	R219	50	R251	100
R156	25	R188	25	R220	50	R252	200
R157	25	R189	25	R221	50	R253	200
R158	25	R190	25	R222	50	R254	200
R159	25	R191	25	R223	50	—	—

$$\sum R_0 = 0.2 \text{ k}\Omega$$

$$\sum R_1 \sim R_{31} = 5.2 \text{ k}\Omega$$

$$\sum R_{32} \sim R_{127} = 4.0 \text{ k}\Omega$$

$$\sum R_{128} \sim R_{223} = 2.7 \text{ k}\Omega$$


$$\sum R_{224} \sim R_{254} = 2.7 \text{ k}\Omega$$

$$\text{Total} = 14.8 \text{ k}\Omega$$

(6) Grayscale data and output voltages

The device's LCD drive output voltages are determined by the grayscale data values and the 12 (6 × 2) reference analog inputs corresponding to the range of possible line voltages (V0 to V11). Note that since the T6L64 is corresponding to the dot inversion drive system, it can generate different grayscale voltages for even-numbered and odd-numbered outputs.

- Schematic representation of reference analog voltage inputs



- Grayscale Data and Output Voltages (Positive polarity output : $V_0 > V_1 > V_2 > V_3 > V_4 > V_5$)

The output voltage (anticipated value) below is calculated using the voltage input to $V_0 \sim V_{11}$ and reference analog voltage.

GRAYSCALE DATA	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	OUTPUT VOLTAGE (ANTICIPATED VALUE)	
00H	0	0	0	0	0	0	0	0	V00H	V_0
01H	0	0	0	0	0	0	0	1	V01H	V_1
02H	0	0	0	0	0	0	1	0	V02H	$V_1 + (V_2 - V_1) \times (200 \times 1) / 5200$
↓					↓				↓	↓
0CH	0	0	0	0	1	1	0	0	V0CH	$V_1 + (V_2 - V_1) \times (200 \times 11) / 5200$
0DH	0	0	0	0	1	1	0	1	V0DH	$V_1 + (V_2 - V_1) \times (2200 + 175 \times 1) / 5200$
↓					↓				↓	↓
14H	0	0	0	1	0	1	0	0	V14H	$V_1 + (V_2 - V_1) \times (2200 + 175 \times 8) / 5200$
15H	0	0	0	1	0	1	0	1	V15H	$V_1 + (V_2 - V_1) \times (3600 + 150 \times 1) / 5200$
↓					↓				↓	↓
18H	0	0	0	1	1	0	0	0	V18H	$V_1 + (V_2 - V_1) \times (3600 + 150 \times 4) / 5200$
19H	0	0	0	1	1	0	0	1	V19H	$V_1 + (V_2 - V_1) \times (4200 + 150 \times 1) / 5200$
↓					↓				↓	↓
1CH	0	0	0	1	1	1	0	0	V1CH	$V_1 + (V_2 - V_1) \times (4200 + 150 \times 4) / 5200$
1DH	0	0	0	1	1	1	0	1	V1DH	$V_1 + (V_2 - V_1) \times (4800 + 100 \times 1) / 5200$
1EH	0	0	0	1	1	1	1	0	V1EH	$V_1 + (V_2 - V_1) \times (4800 + 100 \times 2) / 5200$
1FH	0	0	0	1	1	1	1	1	V1FH	$V_1 + (V_2 - V_1) \times (4800 + 100 \times 3) / 5200$
20H	0	0	1	0	0	0	0	0	V20H	V_2
21H	0	0	1	0	0	0	0	1	V21H	$V_2 + (V_3 - V_2) \times (100 \times 1) / 4000$
↓					↓				↓	↓
24H	0	0	1	0	0	1	0	0	V24H	$V_2 + (V_3 - V_2) \times (100 \times 4) / 4000$
25H	0	0	1	0	0	1	0	1	V25H	$V_2 + (V_3 - V_2) \times (400 + 75 \times 1) / 4000$
↓					↓				↓	↓
34H	0	0	1	1	0	1	0	0	V34H	$V_2 + (V_3 - V_2) \times (400 + 75 \times 16) / 4000$
35H	0	0	1	1	0	1	0	1	V35H	$V_2 + (V_3 - V_2) \times (1600 + 50 \times 1) / 4000$
↓					↓				↓	↓
3FH	0	0	1	1	1	1	1	1	V3FH	$V_2 + (V_3 - V_2) \times (1600 + 50 \times 11) / 4000$
40H	0	1	0	0	0	0	0	0	V40H	$V_2 + (V_3 - V_2) \times (1600 + 50 \times 12) / 4000$
↓					↓				↓	↓
48H	0	1	0	0	1	0	0	0	V48H	$V_2 + (V_3 - V_2) \times (1600 + 50 \times 20) / 4000$
49H	0	1	0	0	1	0	0	1	V49H	$V_2 + (V_3 - V_2) \times (2600 + 25 \times 1) / 4000$
↓					↓				↓	↓
5FH	0	1	0	1	1	1	1	1	V5FH	$V_2 + (V_3 - V_2) \times (2600 + 25 \times 23) / 4000$
60H	0	1	1	0	0	0	0	0	V60H	$V_2 + (V_3 - V_2) \times (2600 + 25 \times 24) / 4000$
↓					↓				↓	↓
7FH	0	1	1	1	1	1	1	1	V7FH	$V_2 + (V_3 - V_2) \times (2600 + 25 \times 55) / 4000$


GRAYSCALE DATA	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	OUTPUT VOLTAGE (ANTICIPATED VALUE)	
80H	1	0	0	0	0	0	0	0	V80H	V3
81H	1	0	0	0	0	0	0	1	V81H	$V3 + (V4 - V3) \times (25 \times 1) / 2700$
↓					↓				↓	↓
9FH	1	0	0	1	1	1	1	1	V9FH	$V3 + (V4 - V3) \times (25 \times 31) / 2700$
A0H	1	0	1	0	0	0	0	0	VA0H	$V3 + (V4 - V3) \times (25 \times 32) / 2700$
↓					↓				↓	↓
BFH	1	0	1	1	1	1	1	1	VBFH	$V3 + (V4 - V3) \times (25 \times 63) / 2700$
C0H	1	1	0	0	0	0	0	0	VC0H	$V3 + (V4 - V3) \times (25 \times 64) / 2700$
↓					↓				↓	↓
D4H	1	1	0	1	0	1	0	0	VD4H	$V3 + (V4 - V3) \times (25 \times 84) / 2700$
D5H	1	1	0	1	0	1	0	1	VD5H	$V3 + (V4 - V3) \times (2100 + 50 \times 1) / 2700$
↓					↓				↓	↓
DFH	1	1	0	1	1	1	1	1	VDFH	$V3 + (V4 - V3) \times (2100 + 50 \times 11) / 2700$
E0H	1	1	1	0	0	0	0	0	VE0H	V4
E1H	1	1	1	0	0	0	0	1	VE1H	$V4 + (V5 - V4) \times (50 \times 1) / 2700$
↓					↓				↓	↓
E8H	1	1	1	0	1	0	0	0	VE8H	$V4 + (V5 - V4) \times (50 \times 8) / 2700$
E9H	1	1	1	0	1	0	0	1	VE9H	$V4 + (V5 - V4) \times (400 + 75 \times 1) / 2700$
↓					↓				↓	↓
F4H	1	1	1	1	0	1	0	0	VF4H	$V4 + (V5 - V4) \times (400 + 75 \times 12) / 2700$
F5H	1	1	1	1	0	1	0	1	VF5H	$V4 + (V5 - V4) \times (1300 + 100 \times 1) / 2700$
↓					↓				↓	↓
FCH	1	1	1	1	1	1	0	0	VFCH	$V4 + (V5 - V4) \times (1300 + 100 \times 8) / 2700$
FDH	1	1	1	1	1	1	0	1	VFDH	$V4 + (V5 - V4) \times (2100 + 200 \times 1) / 2700$
FEH	1	1	1	1	1	1	1	0	VFEH	$V4 + (V5 - V4) \times (2100 + 200 \times 2) / 2700$
FFH	1	1	1	1	1	1	1	1	VFFFH	V5

- Grayscale Data and Output Voltages (Negative polarity output : $V_{11} < V_{10} < V_9 < V_8 < V_7 < V_6$)

GRAYSCALE DATA	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	OUTPUT VOLTAGE (ANTICIPATED VALUE)	
00H	0	0	0	0	0	0	0	0	V00H'	V11
01H	0	0	0	0	0	0	0	1	V01H'	V10
02H	0	0	0	0	0	0	1	0	V02H'	$V10 + (V_9 - V_{10}) \times (200 \times 1) / 5200$
↓					↓				↓	↓
0CH	0	0	0	0	1	1	0	0	V0CH'	$V10 + (V_9 - V_{10}) \times (200 \times 11) / 5200$
0DH	0	0	0	0	1	1	0	1	V0DH'	$V10 + (V_9 - V_{10}) \times (2200 + 175 \times 1) / 5200$
↓					↓				↓	↓
14H	0	0	0	1	0	1	0	0	V14H'	$V10 + (V_9 - V_{10}) \times (2200 + 175 \times 8) / 5200$
15H	0	0	0	1	0	1	0	1	V15H'	$V10 + (V_9 - V_{10}) \times (3600 + 150 \times 1) / 5200$
↓					↓				↓	↓
18H	0	0	0	1	1	0	0	0	V18H'	$V10 + (V_9 - V_{10}) \times (3600 + 150 \times 4) / 5200$
19H	0	0	0	1	1	0	0	1	V19H'	$V10 + (V_9 - V_{10}) \times (4200 + 150 \times 1) / 5200$
↓					↓				↓	↓
1CH	0	0	0	1	1	1	0	0	V1CH'	$V10 + (V_9 - V_{10}) \times (4200 + 150 \times 4) / 5200$
1DH	0	0	0	1	1	1	0	1	V1DH'	$V10 + (V_9 - V_{10}) \times (4800 + 100 \times 1) / 5200$
1EH	0	0	0	1	1	1	1	0	V1EH'	$V10 + (V_9 - V_{10}) \times (4800 + 100 \times 2) / 5200$
1FH	0	0	0	1	1	1	1	1	V1FH'	$V10 + (V_9 - V_{10}) \times (4800 + 100 \times 3) / 5200$
20H	0	0	1	0	0	0	0	0	V20H'	V9
21H	0	0	1	0	0	0	0	1	V21H'	$V9 + (V_8 - V_9) \times (100 \times 1) / 4000$
↓					↓				↓	↓
24H	0	0	1	0	0	1	0	0	V24H'	$V9 + (V_8 - V_9) \times (100 \times 4) / 4000$
25H	0	0	1	0	0	1	0	1	V25H'	$V9 + (V_8 - V_9) \times (400 + 75 \times 1) / 4000$
↓					↓				↓	↓
34H	0	0	1	1	0	1	0	0	V34H'	$V9 + (V_8 - V_9) \times (400 + 75 \times 16) / 4000$
35H	0	0	1	1	0	1	0	1	V35H'	$V9 + (V_8 - V_9) \times (1600 + 50 \times 1) / 4000$
↓					↓				↓	↓
3FH	0	0	1	1	1	1	1	1	V3FH'	$V9 + (V_8 - V_9) \times (1600 + 50 \times 11) / 4000$
40H	0	1	0	0	0	0	0	0	V40H'	$V9 + (V_8 - V_9) \times (1600 + 50 \times 12) / 4000$
↓					↓				↓	↓
48H	0	1	0	0	1	0	0	0	V48H'	$V9 + (V_8 - V_9) \times (1600 + 50 \times 20) / 4000$
49H	0	1	0	0	1	0	0	1	V49H'	$V9 + (V_8 - V_9) \times (2600 + 25 \times 1) / 4000$
↓					↓				↓	↓
5FH	0	1	0	1	1	1	1	1	V5FH'	$V9 + (V_8 - V_9) \times (2600 + 25 \times 23) / 4000$
60H	0	1	1	0	0	0	0	0	V60H'	$V9 + (V_8 - V_9) \times (2600 + 25 \times 24) / 4000$
↓					↓				↓	↓
7FH	0	1	1	1	1	1	1	1	V7FH'	$V9 + (V_8 - V_9) \times (2600 + 25 \times 55) / 4000$

GRAYSCALE DATA	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	OUTPUT VOLTAGE (ANTICIPATED VALUE)	
80H	1	0	0	0	0	0	0	0	V80H'	V8
81H	1	0	0	0	0	0	0	1	V81H'	$V8 + (V7 - V8) \times (25 \times 1) / 2700$
↓					↓				↓	↓
9FH	1	0	0	1	1	1	1	1	V9FH'	$V8 + (V7 - V8) \times (25 \times 31) / 2700$
A0H	1	0	1	0	0	0	0	0	VA0H'	$V8 + (V7 - V8) \times (25 \times 32) / 2700$
↓					↓				↓	↓
BFH	1	0	1	1	1	1	1	1	VBFH'	$V8 + (V7 - V8) \times (25 \times 63) / 2700$
C0H	1	1	0	0	0	0	0	0	VC0H'	$V8 + (V7 - V8) \times (25 \times 64) / 2700$
↓					↓				↓	↓
D4H	1	1	0	1	0	1	0	0	VD4H'	$V8 + (V7 - V8) \times (25 \times 84) / 2700$
D5H	1	1	0	1	0	1	0	1	VD5H'	$V8 + (V7 - V8) \times (2100 + 50 \times 1) / 2700$
↓					↓				↓	↓
DFH	1	1	0	1	1	1	1	1	VDFH'	$V8 + (V7 - V8) \times (2100 + 50 \times 11) / 2700$
E0H	1	1	1	0	0	0	0	0	VE0H'	V7
E1H	1	1	1	0	0	0	0	1	VE1H'	$V7 + (V6 - V7) \times (50 \times 1) / 2700$
↓					↓				↓	↓
E8H	1	1	1	0	1	0	0	0	VE8H'	$V7 + (V6 - V7) \times (50 \times 8) / 2700$
E9H	1	1	1	0	1	0	0	1	VE9H'	$V7 + (V6 - V7) \times (400 + 75 \times 1) / 2700$
↓					↓				↓	↓
F4H	1	1	1	1	0	1	0	0	VF4H'	$V7 + (V6 - V7) \times (400 + 75 \times 12) / 2700$
F5H	1	1	1	1	0	1	0	1	VF5H'	$V7 + (V6 - V7) \times (1300 + 100 \times 1) / 2700$
↓					↓				↓	↓
FCH	1	1	1	1	1	1	0	0	VFCH'	$V7 + (V6 - V7) \times (1300 + 100 \times 8) / 2700$
FDH	1	1	1	1	1	1	0	1	VFDH'	$V7 + (V6 - V7) \times (2100 + 200 \times 1) / 2700$
FEH	1	1	1	1	1	1	1	0	VFEH'	$V7 + (V6 - V7) \times (2100 + 200 \times 2) / 2700$
FFH	1	1	1	1	1	1	1	1	VFFH'	V6

- LOAD, POL, and output waveforms




POL	OUT _{2N-1}	OUT _{2N}
L	V0 to V5	V6 to V11
H	V6 to V11	V0 to V5

* OUT_{2N-1} (odd-numbered outputs) ;
OUT_{2N} (even-numbered outputs)

TIMING DIAGRAMS 1


- Start pulse and data sequence



(*) Upper stage : OUT1 → U/D = high
Lower stage : OUT379 → U/D = low

TIMING DIAGRAMS 2

- Load and cascaded operations



ABSOLUTE MAXIMUM RATINGS (AV_{SS} = DV_{SS} = 0 V)

CHARACTERISTICS	SYMBOL	RATING	UNIT
Analog Supply Voltage	AV _{DD}	-0.3 to 15.0	V
Digital Supply Voltage	DV _{DD}	-0.3 to 6.0	V
Reference Analog Voltage	V ₀ to V ₁₁	-0.3 to AV _{DD} + 0.3	V
Digital Input Voltage	V _{IN}	-0.3 to DV _{DD} + 0.3	V
Storage Temperature	T _{stg}	-55 to 125	°C

RECOMMENDED OPERATING CONDITIONS (AV_{SS} = DV_{SS} = 0 V)

CHARACTERISTICS	SYMBOL	TEST CONDITION	RATING	UNIT
Analog Supply Voltage	AV _{DD}	7.5 to 13.0	V	
Digital Supply Voltage	DV _{DD}	2.3 to 3.6	V	
Reference Analog Voltage	V ₀ to V ₅	0.5 AV _{DD} to AV _{DD} - 0.1	V	
	V ₆ to V ₁₁	0.1 to 0.5AV _{DD}		
Operating Temperature	T _{OP}	-20 to 75	°C	
Maximum Operating Frequency	f _{CPH}	37.5	MHz	CPH
Output Load Capacitance	C _L	200	pF / PIN	OUT1 to OUT384

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (Referenced to AV_{DD} = 7.5 to 13.0 V, DV_{DD} = 2.3 to 3.6 V, AV_{SS} = DV_{SS} = 0 V,)
 (Ta = -20 to 75°C unless otherwise noted)

CHARACTERISTICS		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	RELEVANT PIN
Input Voltage	Low Level	V _{IL}	—		0		0.3 × DV _{DD}	V	Logic input
	High Level	V _{IH}			0.7 × DV _{DD}		DV _{DD}		
Output Voltage	Low Level	V _{OL}	—	I _{OL} = 1 mA	0		+ 0.5	V	Logic output
	High Level	V _{OH}		I _{OH} = -1 mA	DV _{DD} - 0.5		DV _{DD}		
Output Voltage Range		V _{DO}	—		+ 0.1		AV _{DD} - 0.1	V	OUT1 to OUT384
Output Voltage Deviation		ΔV _O	—	(Note 1)			± 5	mV	OUT1 to OUT384
Input Leakage Current		I _{IN}	—				1	μA	Logic input
Standby Current		I _{DSTB}	—				1	μA	DV _{DD}
Current Consumption	A _I _{DD}	—	(Note 2)				20	mA	AV _{DD}
	D _I _{DD}			(Note 2)			5		


(Note 1) : Output voltage after offset correction (Typ. 208 CPH)
 Please refer to Page 19 output offset timing chart.

(Note 2) : CPH = 33 MHz, 1H = 20 μs, non-load

AC CHARACTERISTICS (Referenced to $AV_{DD} = 7.5$ to 13.0 V, $DV_{DD} = 2.3$ to 3.6 V, $AV_{SS} = DV_{SS} = 0$ V, $T_a = -20$ to 75°C unless otherwise noted)

CHARACTERISTICS	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
CPH Pulse Width H	tCWH	—		4			ns
CPH Pulse Width L	tCWL	—		4			ns
Enable Setup Time	tsDI	—		4			ns
Enable Hold Time	thDI	—		0			ns
Data Setup Time	tsDD	—		4			ns
Data Hold Time	thDD	—		0			ns
LOAD Setup Time	tsDL	—		4			ns
LOAD High Duration	twDL	—		2			CPH period
LOAD to Enable Input Duration	tsLD1	—		2			CPH period
LOAD to Enable Output Duration	tsLD2	—		1			CPH period
POL Setup Time	tsDP	—		4			ns
POL Hold Time	thDP	—		0			ns
Enable Output Delay Time	tpdDO	—	$C_L = 25 \mu\text{F}$			10.0	ns
Output Delay Time 1	tpdDE	—	Target output voltage $\times 0.9$ (Note 3)			3.0	μs
Output Delay Time 2	tpdDX1	—	Target output voltage $\pm \Delta VO$ (Note 3)			7.0	μs
Output Offset Correction Time	tpdDX2	—			208		CPH period

(Note 3) : Output load condition



- Output Offset Correction Timing Chart

