



Errata: CS4297A Rev. H

(Reference CS4297A Data Sheet revision DS318PP3 dated Mar '99)

1. The CS4297A requires a minimum SYNC pulse width of $1.13~\mu s$ in the absence of BIT_CLK for a warm reset to occur. AC '97 version 2.1 requires SYNC to be asserted for a minimum of only $1.0~\mu s$.

Note: This requirement refers to the behavior of SYNC during warm reset only. During normal operation, SYNC is asserted for the entire period of slot 0 (the tag phase) which is 16 cycles of BIT_CLK.

2. SDATA_IN does not meet the AC '97 specification of driving a 47.5 pF capacitive load within the rise time constraints of 2 ns ≤ Trise ≤ 6 ns. However, even at maximum capacitive loading the codec provides sufficient SDATA_IN data setup margin to prevent any functional issues.

<u>Workaround Solution</u>- Minimize SDATA_IN trace length during board layout and keep the total capacitive loading to 22 pF or less.

3. BPCFG (Pin 31) does not meet the JEDEC latch up specification of ± 100 mA at 70 °C. The negative injection failing point is 50 mA at 70 °C.

<u>Workaround Solution:</u> None required. Under normal operation, the BPCFG pin is not connected to external circuitry. If PC BEEP bypass is disabled, this pin is tied to analog ground.

If there are any questions concerning this information, Please contact: 1-800-888-5016 ext.3438