

Radiation Hardened, High Reliability, CMOS/SOS 1024 Word by 4-Bit LSI Static RAM

November 1995

### **Features**

- · Radiation Hardened to 10K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fully Static Operation
- Single Power Supply 4.5V to 6.5V
- · All Inputs and Outputs TTL Compatible
- · Three-State Outputs
- · Industry Standard 18 Pin Configuration
- · Low Standby and Operating Power
- · Common Data Inputs and Outputs
- Gated Address Inputs by CE

### Description

The CMM5114A is a high reliability 1024 word by 4-bit static random access memory using CMOS/SOS technology. It is designed for use in memory systems where low power and simplicity in use are desirable. TTL compatibility on all I/O terminals permits easy system integration.


CMOS/SOS technology permits operation in radiation environments. It is insensitive to neutrons, cannot latch up at any dose rate and is resistance to single event upset caused by cosmic rays or heavy ions.

# Ordering Information


PART NUMBER	TEMP RANGE	PACKAGE
CMM5114AK3	-55°C to +125°C	Class B, 24 Lead Ceramic Flatpack (Not Rad Verified)
CMM5114AD3	-55°C to +125°C	Class B, 18 Lead SBDIP (Not Rad Verified)
CMM5114AK1DZ	-55°C to +125°C	Class S, 24 Lead Ceramic Flatpack (Rad Verified)
CMM5114AD1DZ	-55°C to +125°C	Class S, 18 Lead SBDIP (Rad Verified)

### **Pinouts**

18 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835, CDIP2-T18 TOP VIEW



24 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835, CDFP4-F2 TOP VIEW



#### Functional Diagram A4 -A5 -A6 -**→** I/O1 TRANSITION DETECTORS, BUFFERS, AND ROW DECODER SENSE AMPLIFIERS AND OUTPUT BUFFER 1/02 MEMORY ARRAY 64 x 64 A7 · I/O3 Α8 OE **→** I/O4 Α9 Ē TRANSITION DETECTORS, BUFFERS, AND COLUMN DECODER POWER CONVERTER Ã0 A1 A2 A3 WE AND CE DECODER (SEE TRUTH TABLE) WE CE

### **TRUTH TABLE**

CE	WE	MODE	OUTPUT
L	Н	Read	Dependent on Data
L	L	Write	Input
Н	Х	Not Selected	High Impedance

# Specifications CMM5114A

### **Absolute Maximum Ratings**

Supply Voltage (VDD),
All voltage values referenced to VSS Terminal ...-0.5V to +7.0V Input Voltage Range, All Inputs ...-0.5 to VDD +0.5V Input Current, Any One Input ....±10mA Storage Temperature Range ...-65°C to +150°C

# **Reliability Information**

If device power exceeds package dissipation capability, provide heat sinking or derate linearly at the following rate:

 SBDIP Package
 12.8mW/°C

 Ceramic Flatpack Package
 12.5mW/°C

 Gate Count
 5400 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### **Operating Conditions**

Operating Voltage Range +4.5V to +6.5V	Input High VoltageVDD/2 to VDD
Operating Temperature Range55°C to +125°C	Data Retention Supply Voltage 2.5V
Input Low Voltage	

### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

				LIM	IITS		
		(NOTE 1)	-55°C,	+25°C	+12	5°C	1
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	IDD	$VIN = 0V \text{ or VDD, } V\overline{CS} = VDD, VDD = 5.25V$	-	0.1	-	1.0	mA
Operating Device Current (Note 2)	IDD1	Output Open Circuited Cycle Time = 1μs, VDD = 5.25V	-	5.0	-	6.0	mA
Output (Sink) Current	IOL	VOUT = 0.4V, VDD = 4.75V	2.6	-	1.7	-	mA
Output (Source) Current	IOH	VOUT = VDD - 0.4V, VDD = 4.75V	1.8	-	1.1	-	mA
Input Low Voltage (Note 3)	VIL	VDD = 4.75V	-	0.8	-	0.8	V
Input High Voltage (Note 3)	VIH	VDD = 4.75V	VDD/2	-	VDD/2	-	V
Input Leakage Current	IIN	VIN = 0V or VDD, VDD = 5.25V	-	±2	-	±10	μА
Three-State Output Leakage Current	IOZ	VDD = 5.25V Applied Voltage = 0V or VDD	-	±5	-	±50	μΑ
Minimum Data Retention Voltage	VDR		-	2	-	2.5	V
Data Retention Quiescent Current	IDDDR	VDD = VDR	-	50	-	500	μА

### NOTES:

- 1.  $VDD = 5V \pm 5\%$ , VIN = 0V or VDD, Unless Otherwise Specified.
- 2. Operating current measured using 1MHz cycle and CL = 50pF.
- 3. Measured using 1MHz cycle.

### TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS (NOTE 1)

			LIM	ITS		
		-55°C,	+25°C	+12	5°C	1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS
READ CYCLE TIMES						
Read Cycle	tAVAV	200	-	250	-	ns
Access	tAVQV	-	200	-	250	ns
Chip Enable to Output Valid	tELQV	=	220	=	280	ns
WRITE CYCLE TIMES						
Write Cycle	tAVAV	250	-	300	-	ns

# Specifications CMM5114A

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS (NOTE 1) (Continued)

			LIM	ITS		
		-55°C,	+25°C	+12	5°C	1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS
Write Pulse Width (Note 2)	tWLWH	200	-	200	-	ns
Address Hold Time From Write Enable	tWHAV	40	-	50	-	ns
Address to Write Set Up Time	tAVWL	0	-	0	-	ns
Address Set Up to End of Write	tAVWH	200	-	250	-	ns
CE to Write Set Up Time	tELWH	200	-	250	-	ns
CE Pulse Width (Note 2)	tELEH	200	-	250	-	ns
Data to Write Set Up Time	tDVWH	90	-	105	-	ns
Data Hold From Write	tWHDX	5	-	5	-	ns

### NOTES:

- 1.  $VDD = 5V \pm 5\%$ , CL = 50pF.
- 2.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must overlap for at least tWLWH minimum value, tDVWH minimum value must occur during this overlap and  $\overline{\text{CE}}$  must be held low for 10ns after  $\overline{\text{WE}}$  goes high.
- 3. Table 2 AC parameters are verified with VDD = 4.75V.

**TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS** 

			LIN	IITS		
		-55°C,	+25°C	+12	5°C	1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS
Output Voltage Low Level	VOL	-	0.1	-	0.2	V
Output Voltage High Level	VOH	VDD - 0.1	-	VDD - 0.2	-	V
Input Capacitance	CIN	-	5	-	5	pF
Output Capacitance	COUT	-	7	-	7	pF
Chip Enable to Output Active	tELQA	20	-	20	-	ns
Output Three-State from Disable	tEHQZ	-	100	-	140	ns
Output Hold from Address Change	tAVQZ	30	110	55	150	ns

### NOTE:

TABLE 4. POST 10K RAD ELECTRICAL PERFORMANCE CHARACTERISTICS

			LIM	IITS	
				RADIA- +25°C	
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Quiescent Device Current	IDD	$VIN = 0V \text{ or } VDD, V\overline{CS} = VDD$	-	1.0	mA
Operating Device Current (Note 1)	IDD1	Output Open Circuited Cycle Time = 1μs	-	6.0	mA
Output Current (Sink)	IOL	VOUT = 0.4V	1.7	-	mA
Output Current (Source)	IOH	VOUT = VDD - 0.4V	-1.1	-	mA
Input Low Voltage (Note 2)	VIL		-	0.8	V
Input High Voltage (Note 2)	VIH		VDD/2	-	V
Input Leakage Current	IIN	VIN = 0V or VDD	-	±10	μΑ
Three-State Output Leakage Current	IOZ	Applied Voltages = 0V or VDD	-	±50	μΑ

<sup>1.</sup> The parameters listed are controlled via design or process parameters and are not directly tested. These parameters are characterize upon initial design release and upon design changes which would affect these characteristics.

# Specifications CMM5114A

TABLE 4. POST 10K RAD ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

			LIN	IITS	
				RADIA- +25°C	
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Minimum Data Retention Voltage	VDR		-	2.5	V
Data Retention Quiescent Current	IDDDR		-	500	μΑ
Read Cycle	tAVAV		250	-	ns
Access	tAVQV		-	250	ns
CE to Output Valid	tELQV		-	280	ns
Write Cycle	tAVAV		300	-	ns
Write Pulse Width (Note 3)	tWLWH		200	-	ns
Address Hold Time from Write Enable	tWHAV		50	-	ns
Address to Write Set Up Time	tAVWL		0	-	ns
Address Set Up to End of Write	tAVWH		250	-	ns
CE to Write Set Up Time	tELWH		250	-	ns
CE Pulse Width (Note 3)	tELEH		250	-	ns
Data to Write Set Up Time	tDVWH		105	-	ns
Data Hold From Write	tWHDX		5	-	ns

### NOTES:

- $1. \ \overline{\text{CE}} \ \text{and} \ \overline{\text{WE}} \ \text{must overlap for at least tWLWH minimum value, tDVWH minimum value must occur during this overlap.}$
- 2. Measured using 1MHz cycle.
- 3. Operating current measured using 1MHz cycle and CL = 50pF.

TABLE 5. BURN-IN DELTA PARAMETERS (+25°C)

PARAMETER	SYMBOL	DELTA LIMITS
Quiescent Device Current	IDD	+30μΑ
Output Low Drive Current (Sink)	IOL	-10% of 0 hour value
Output High Drive Current (Source)	IOH	-10% of 0 hour value
Three-State Output Leakage Current	IOZ	+500nA

# TABLE 6. APPLICABLE SUBGROUPS

CONFORM	ANCE GROUP	METHOD	-IRZ SUBGROUPS	3 SUBGROUPS
Initial Test		100%/5004	1, 7, 9	1, 7, 9
Interim Test		100%/5004	1, 7, 9	N/A
PDA		100%/5004	1, 7, Δ	1, 7
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	2, 3, 8A, 8B, 10, 11
Group A		Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Group B	B5	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	N/A
(Optional)	Others	Samples/5005	1, 7	N/A
Group C (Option	onal)	Samples/5005	N/A	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Group D (Option	onal)	Samples/5005	1, 7, 9	1, 7, 9
Group E, Subg	roup 2	Samples/5005	1, 7, 9	N/A

# Intersil Space Level Product Flow -1DZ

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer), 2 Samples/Wafer, 0 Rejects

Sample - Die Shear Monitor, Method 2019 or 2027

Sample - Wire Bond Monitor, Method 2011

100% Nondestructive Bond Pull, Method 2023

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% Serialization

100% Initial Test

Optional High Temperature Stress Test, 48 Hours at +125°C (This is a Intersil Option)

Optional Interim Electrical Test (T0) (Only if the High Temperature Stress Test was performed) 10% PDA (Note 1) 100% Static Burn-In 1, Condition A or B, 24 Hours Minimum, +125°C Minimum (or Equivalent Time/Temperature), Method 1015

100% Interim Electrical Test (T1) and Deltas (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 Hours Minimum, +125°C Minimum, (or equivalent Time/Temperature), Method 1015

100% Interim Electrical Test (T2) and Delta (T0-T2) (Notes 2, 3)

100% Dynamic Burn-In, Condition D, 240 Hours at 125°C (or Equivalent Time/Temperature), Method 1015

100% Interim Electrical Test (T3). 5% PDA All Failures, Deltas (T0-T3) (Note 3)

100% Final Test, Method 5004

100% Fine/Gross Leak, Method 1014

100% Radiographic (X-Ray), Method 2012 (Note 4)

100% External Inspection, Method 2009

Sample - Group A, Method 5005 (Note 5)

100% Data Package Generation (Note 6)

#### NOTES:

- 1. If the optional 48-hour Stress Test is not utilized, then the Initial Test is used for T0 reference when calculating deltas.
- 2. Failures from Interim Electrical Tests T1 and T2 are combined for determining PDA.
- 3. Failures from subgroups 1, 7, and deltas are used for calculating PDA. The maximum allowable PDA is 5% with no more than 3% from subgroup 7.
- 4. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004. Per Method 5004.
- 5. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 6. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - · Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, RAD Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - · Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - · Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

# Intersil Space Level Product Flow -3

100% Internal Visual Inspection, Method 2010, Condition B or Alternate Condition B

100% Temperature Cycle, Method 1010, Condition C

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% Fine/Gross Leak, Method 1014

100% Initial Electrical Test, +25°C

Optional High Temperature Stress Test, 48 Hours at +125°C (This is a Intersil Option)

Optional Interim Electrical Test (Only if the High Temperature Stress Test was performed at Intersil option) 10% PDA

100% Static Burn-In, Condition A or B, 24 Hours minimum, +125°C minimum (or Equivalent Time/Temperature), per Method 1015

100% Interim Electrical Test, 5% PDA, 3% PDA functional (Note 1)


100% Final Electrical Tests 100% External Visual, Method 2009 Sample - Group A, Method 5005 (Note 2) Data Package Generation (Note 3)

#### NOTES:


- 1. Failures from subgroups 1 and 7 are used for calculating PDA. The maximum allowable PDA is 5%.
- 2. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 3. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

# **Timing Waveforms**

**READ CYCLE** 



NOTE:  $\overline{\text{WE}}$  is high during the READ cycle timing measurement reference level is VDD/2.



### NOTE:

1. Timing measurement is referenced to VDD/2.

# **Typical Performance Curves**




FIGURE 1. ADDRESS ACCESS TIME CHARACTERISTICS




FIGURE 2. CHIP ENABLE ACCESS TIME CHARACTERISTICS




FIGURE 3. INPUT LOW VOLTAGE CHARACTERISTICS





FIGURE 4. INPUT HIGH VOLTAGE CHARACTERISTICS

# Typical Performance Curves (Continued)






FIGURE 5. OUTPUT LOW (SINK) DRIVE CURRENT CHARACTERISTICS

FIGURE 6. OUTPUT HIGH (SOURCE) DRIVE CURRENT CHARACTERISTICS





FIGURE 7. QUIESCENT DEVICE CURRENT CHARACTERISTICS

# **Burn-In Circuits**



### **DYNAMIC CONFIGURATION**

NOTES:

R1 = 1k $\Omega$  to 6k $\Omega$ , Unless Otherwise Specified


VDD = 5.5V (Min)

Frequencies:  $A0 = 100KHz \pm 5\%$ 

A1 = A0/2 . . . . A13 = A12/2

01 = 200KHz  $\pm$ 5%, 0.6 $\mu$ s Low, 4.4 $\mu$ s High

Ceramic DIP biasing shown.



STATIC CONFIGURATION

NOTES:

 $R1 = 1k\Omega$  to  $6k\Omega$ 


VDD = 5.5V (Min)

Stress Test; Switch is at VSS Static 1: Switch is at VDD

Static 2: Switch is at VSS

Ceramic DIP biasing shown.

## Irradiation Circuit



NOTES:

 $\mathsf{VDD} = +5\mathsf{V},\, \pm 5\%$ 

 $\mathsf{GND} = \mathsf{Ground}$ 

All Resistors are 47k $\!\Omega$  ±5%

Intersil products are sold by description notice. Accordingly, the reader is cautior and reliable. However, no responsibility is may result from its use. No license is gra	only. Intersil Corporation reserves the right ned to verify that data sheets are current befor is assumed by Intersil or its subsidiaries for its anted by implication or otherwise under any paration regarding Intersil Corporation and its pro-	d and tested under ISO9000 quality to make changes in circuit design and/or speore placing orders. Information furnished by Interest of patents or other to patent rights of Intersil or its subsidiarie oducts, see web site http://www.intersil.com	cifications at any time withoursil is believed to be accurate her rights of third parties whi
Intersil products are sold by description notice. Accordingly, the reader is cautior and reliable. However, no responsibility is may result from its use. No license is gra	only. Intersil Corporation reserves the right ned to verify that data sheets are current befo is assumed by Intersil or its subsidiaries for its anted by implication or otherwise under any pa	to make changes in circuit design and/or spe ore placing orders. Information furnished by Into use; nor for any infringements of patents or ot atent or patent rights of Intersil or its subsidiarie	cifications at any time withoursil is believed to be accurate her rights of third parties whi
<u> </u>			

P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

TEL: (407) 724-7000 FAX: (407) 724-7240 Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029