

March 1997

512 x 8 CMOS PROM

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby and Operating Power
 - ICCSB100 μ A
 - ICCOP20mA at 1MHz
- Fast Access Time. 120/200ns
- Wide Operating -55°C to +125°C
- Temperature Range
- Industry Standard Pinout
- Single 5.0V Supply
- CMOS/TTL Compatible Inputs
- Field Programmable
- Synchronous Operation
- On-Chip Address Latches
- Separate Output Enable

Description

The HM-6642/883 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation.

On-chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed address/data bus structures, such as the 8085. The output enable controls, both active low and active high, further simplify microprocessor system interfacing by allowing output data bus control independent of the chip enable control. The data output latches allow the use of the HM-6642/883 in high speed pipelined architecture systems, and also in synchronous logic replacement functions.


Applications for the HM-6642/883 CMOS PROM include low power hand held microprocessor based instrumentation and communications systems, remote data acquisition and processing systems, processor control store, and synchronous logic replacement.

All bits are manufactured storing a logical "0" and can be selectively programmed for a logical "1" at any bit location.

Ordering Information

PACKAGE	TEMP. RANGE	120ns	200ns	PKG. NO.
SBDIP	-55°C to +125°C	HM1-6642B/883	HM1-6642/883	D24.6
SLIM SBDIP	-55°C to +125°C	HM6-6642B/883	HM6-6642/883	D24.3
CLCC	-55°C to +125°C	-	HM4-6642/883	J28.A

Pinouts



PIN DESCRIPTION

PIN	DESCRIPTION
NC	No Connect
A0-A8	Address Inputs
$\bar{E}$	Chip Enable
Q	Data Output
V _{CC}	Power (+5V)
$\bar{G1}$, $\bar{G2}$, $\bar{G3}$	Output Enable
P (Note)	Program Enable

NOTE: P should be hardwired to GND except during programming.

The diagram illustrates a 64 x 64 matrix system. It features two address registers: a 6-bit 'LATCHED ADDRESS REGISTER' (inputs A8-A3) and a 3-bit 'LATCHED ADDRESS REGISTER' (inputs A2-A0). The 6-bit register's output 'A' (6 lines) connects to a 'GATED ROW DECODER', which then connects to a '64 x 64 MATRIX'. The 3-bit register's output 'A' (3 lines) connects to a 'GATED COLUMN DECODER'. The matrix has 8 data inputs (labeled 8/8) and 8 data outputs (labeled 8/8). The 8 data outputs connect to an '8-BIT DATA LATCH'. The latch's output 'D' (8 lines) connects to the 'GATED COLUMN DECODER' and also to an 8-bit bus. This bus passes through a series of 8 inverters to produce outputs Q0 through Q7. A control signal 'E' (active-low, indicated by a bubble) is connected to the '8-BIT DATA LATCH'. A 3-input AND gate with inputs G1, G2, and G3 provides a common enable signal to the 'GATED ROW DECODER', the 'GATED COLUMN DECODER', and the '8-BIT DATA LATCH'.

P SHOULD BE HARDWIRED TO GND EXCEPT DURING PROGRAMMING

Absolute Maximum Ratings

Supply Voltage +7.0V
 Input, Output or I/O Voltage GND-0.3V to VCC+0.3V
 Typical Derating Factor 5mA/MHz Increase in ICCOP
 ESD Classification Class 1

Operating Conditions

Operating Voltage Range $\pm 4.5V$
 Operating Temperature Range $-55^{\circ}C$ to $+125^{\circ}C$
 Input Low Voltage $-0.3V$ to $+0.8V$
 Input High Voltage 2.4 to $VCC+0.3V$

Thermal Information

Thermal Resistance (Typical) θ_{JA} θ_{JC}
 SBDIP Package $52^{\circ}C/W$ $14^{\circ}C/W$
 Slim SBDIP $70^{\circ}C/W$ $19^{\circ}C/W$
 CLCC Package $58^{\circ}C/W$ $14^{\circ}C/W$
 Maximum Storage Temperature Range $-65^{\circ}C$ to $+150^{\circ}C$
 Maximum Junction Temperature $+175^{\circ}C$
 Maximum Lead Temperature (Soldering 10s) $+300^{\circ}C$

Die Characteristics

Gate Count 1680 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

TABLE 1. HM-6642/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTES 1, 4) CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
High Level Output Voltage	VOH	VCC = 4.5V, IO = -1.0mA	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	2.4	-	V
Low Level Output Voltage	VOL	VCC = 4.5V, IO = +3.2mA	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.4	V
High Impedance Output Leakage Current	IIOZ	VCC = 5.5V, $\bar{G}$ = 5.5V, VI/O = GND or VCC	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-1.0	1.0	μA
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC, P Not Tested	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-1.0	1.0	μA
Standby Supply Current	ICCSB	VI = VCC or GND, VCC = 5.5V, IO = 0mA	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	100	μA
Operating Supply Current	ICCOP	VCC = 5.5V, $\bar{G}$ = GND, G = VCC, (Note 3), f = 1MHz, IO = 0mA, VI = VCC or GND	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	20	mA
Functional Test	FT	VCC = 4.5V (Note 5)	7, 8A, 8B	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	-	-

TABLE 2. HM-6642/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTES 1, 2, 4) CONDITIONS	GROUP A SUB- GROUPS	TEMPERATURE	LIMITS				UNITS
					HM-6642B/883		HM-6642/883		
					MIN	MAX	MIN	MAX	
Address Access Time	TAVQV	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	-	140	-	220	ns
Output Enable Access Time	TGVQV	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	-	50	-	150	ns
Chip Enable Access Time	TELQV	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	-	120	-	200	ns
Address Setup Time	TAVEL	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	20	-	20	-	ns
Address Hold Time	TELAX	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	25	-	60	-	ns
Chip Enable Low Width	TELEH	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	120	-	200	-	ns
Chip Enable High Width	TEHEL	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	40	-	150	-	ns

TABLE 2. HM-6642/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTES 1, 2, 4) CONDITIONS	GROUP A SUB- GROUPS	TEMPERATURE	LIMITS				UNITS
					HM-6642B/883		HM-6642/883		
					MIN	MAX	MIN	MAX	
Read Cycle Time	TELEL	VCC = 4.5V and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	160	-	350	-	ns


NOTES:

1. All voltages referenced to VSS.
2. A.C. measurements assume transition time < 5ns; input levels = 0.0V to 3.0V; timing reference levels = 1.5V; output load = 1TTL equivalent load and $CL \leq 50\text{pF}$.
3. Typical derating = 5mA/MHz increase in ICCOP.
4. All tests performed with P hardwired to GND.
5. Tested as follows: $f = 1\text{MHz}$, $V_{IH} = 2.4\text{V}$, $V_{IL} = 0.8\text{V}$, $I_{OH} = -1\text{mA}$, $I_{OL} = +1\text{mA}$, $V_{OH} \geq 1.5\text{V}$, $V_{OL} \leq 1.5\text{V}$.

TABLE 3. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%/5004	1
Final Test	100%/5004	2, 3, 7, 8A, 8B, 10, 11
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

Switching Waveform



NOTE: G has the same timing as $\bar{G}$ except signal is inverted.

FIGURE 1. READ CYCLE

Test Load Circuit






FIGURE 2. TEST LOAD CIRCUIT

Burn-In Circuits

HM-6642/883 (0.300 INCH) SBDIP




HM-6642/883 (0.600 INCH) SBDIP



Burn-In Circuits (Continued)

HM-6642/883 CLCC



NOTES:

1. F0 = 100kHz $\pm$ 10%.
2. All Resistors = 47k Ω .
3. Unless Otherwise Noted.
4. VCC = 5.5V $\pm$ 0.5V.
5. VIL = 4.5V $\pm$ 10%.
6. C = 0.01 μ F Min.

Die Characteristics

DIE DIMENSIONS:

136 x 168 x 19 ± 1mils

METALLIZATION:

Type: Si - Al

Thickness: 11kÅ ± 15kÅ

GLASSIVATION:

Type: SiO₂


Thickness: 8kÅ ± 1kÅ

WORST CASE CURRENT DENSITY:

1.7 x 10⁵ A/cm²

Metallization Mask Layout

HM-6642/883



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>