

# HCS283MS

# Radiation Hardened 4-Bit Full Adder with Fast Carry

October 1995

#### **Features**

- 3 Micron Radiation Hardened SOS CMOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
  - VIL = 30% VCC Max
  - VIH = 70% VCC Min
- Input Current Levels Ii  $\leq 5\mu A$  at VOL, VOH

# Description

The Intersil HCS283MS is a Radiation Hardened 4-bit binary full adder with fast carry that adds two 4-bit binary numbers and generates a carry-out bit if the sum exceeds 15.


The device can be used in positive or negative logic. When using positive logic the carry-in (CIN) input must be tied low, if there is no carry-in signal.

The HCS283MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCS283MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

#### **Pinouts**

16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW




16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F16, LEAD FINISH C TOP VIEW



# **Ordering Information**

PART NUMBER	PART NUMBER TEMPERATURE RANGE		PACKAGE
HCS283DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCS283KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCS283D/Sample	+25°C	Sample	16 Lead SBDIP
HCS283K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCS283HMSR	+25°C	Die	Die



# **Absolute Maximum Ratings**

# **Reliability Information**

Supply Voltage (VCC)0.5V to	o +7.0V Thermal Resistance
Input Voltage Range, All Inputs0.5V to VCC	C +0.5V SBDIP Package
DC Input Current, Any One Input	.±10mA Ceramic Flatpack Package
DC Drain Current, Any One Output	.±25mA Maximum Package Power Di
(All Voltage Reference to the VSS Terminal)	SBDIP Package
Storage Temperature Range (TSTG)65°C to	+150°C Ceramic Flatpack Package
Lead Temperature (Soldering 10sec)	+265°C If device power exceeds pack
Junction Temperature (TJ)	+175°C sinking or derate linearly at the
ESD Classification	Class 1 SBDIP Package

I nermai Resistance	$\theta_{JA}$	θJC
SBDIP Package	73°C/W	24°C/W
Ceramic Flatpack Package	114°C/W	29°C/W
Maximum Package Power Dissipation at +129	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.44W
If device power exceeds package dissipation	capability, pi	rovide heat
sinking or derate linearly at the following rate:		
SBDIP Package	1	3.7mW/°C
Caramic Flatnack Package		8 8m\///0C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

# **Operating Conditions**

Supply Voltage	Input Low Voltage (VIL)
Input Rise and Fall Times at 4.5V VCC (TR, TF) 100ns Max	Input High Voltage (VIH)
Operating Temperature Range (T <sub>A</sub> )55°C to +125°C	

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)	GROUP A SUB-		LIMITS		
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	МАХ	UNITS
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μΑ
		VIN = VCC or GND	2, 3	+125°C, -55°C	-	750	μΑ
Output Current	IOL	VCC = 4.5V, VIH = 4.5V,	1	+25°C	4.8	-	mA
(Sink)		VOUT = 0.4V, VIL = 0V , Note 2	2, 3	+125°C, -55°C	4.0	-	mA
Output Current	IOH	VCC = 4.5V, VIH = 4.5V,	1	+25°C	-4.8	-	mA
(Source)		VOUT = VCC -0.4V, VIL = 0V, Note 2	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low VOL		VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage IIN		VCC = 5.5V, VIN = VCC or	1	+25°C	-	±0.5	μΑ
Current		GND		+125°C, -55°C	-	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 3)	7, 8A, 8B	+25°C, +125°C, -55°C	-		V

#### NOTES:

- 1. All voltages reference to device GND.
- 2. Force/measure functions may be interchanged.
- 3. For functional tests,  $VO \ge 4.0V$  is recognized as a logic "1", and  $VO \le 0.5V$  is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTEC 4, 0)	GROUP	GROUP A SUB-		LIMITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUPS	TEMPERATURE	MIN	мах	UNITS
ropagation Delay							
CIN to SO	TPHL	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	21	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	24	ns
	TPLH	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	22	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	26	ns
CIN to S1	TPHL	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	24	ns
TF		VIL = 0V	10, 11	+125°C, -55°C	2	28	ns
	TPLH	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	25	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	30	ns
CIN to S2, CO	TPHL	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	28	ns
TF		VIL = 0V	10, 11	+125°C, -55°C	2	33	ns
	TPLH	VCC = 4.5V, VIH = 4.5V, VIL = 0V	9	+25°C	2	29	ns
			10, 11	+125°C, -55°C	2	34	ns
CIN to S3 TPHL	TPHL	VCC = 4.5V, VIH = 4.5V, VIL = 0V	9	+25°C	2	35	ns
			10, 11	+125°C, -55°C	2	40	ns
	TPLH	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	35	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	43	ns
An, Bn to CO	TPHL	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	44	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	55	ns
	TPLH	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	50	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	62	ns
An, Bn to Sn	TPHL	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	51	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	62	ns
	TPLH	VCC = 4.5V, VIH = 4.5V,	9	+25°C	2	46	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	58	ns

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns.

**TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS** 

	(NOTE 1)			LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, VIH = 5.0V,	+25°C	-	98	pF
		VIL = 0.0V, f = 1MHz	+125°C, -55°C	-	120	pF
Input Capacitance	CIN	VCC = 5.0V, VIH = 5.0V,	+25°C	-	10	pF
		VIL = 0.0V, f = 1MHz	+125°C, -55°C	-	10	pF

#### NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics...

TABLE 4. POSTIRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)		200K RAD LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	750	μΑ
Output Current (Sink)	IOL	VCC = VIH = 4.5V, VOUT = 0.4V, VIL = 0V +25°C		4.0	-	mA
Output Current (Source)	IOH	VCC = VIH = 4.5V, VOUT = VCC -0.4V, +25°C VIL = 0V +25°C		-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, IOL = 50µA	+25°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85V, VIL = 1.65V, IOL = 50µA	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, IOL = 50µA	+25°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, VIL = 1.65V, IOH = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	$VCC = 5.5V, VIN = VCC \text{ or GND} +25^{\circ}C$		-	±5	μА
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 2)	+25°C	-	-	V
Propagation Delay CIN to SO	TPHL	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	24	ns
CIN to SO	TPLH	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	26	ns
Propagation Delay TPHL		VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	28	ns
CIN to S1	TPLH	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	30	ns
Propagation Delay	TPHL	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	33	ns
CIN to S2, CO	TPLH	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	34	ns
Propagation Delay	TPHL	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	40	ns
CIN to S3 TPLH VC0		VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	43	ns
Propagation Delay	TPHL	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	55	ns
An, Bn to CO		VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	62	ns
Propagation Delay	TPHL	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	62	ns
An, Bn to Sn	TPLH	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	58	ns

# NOTES:

- 1. All voltages referenced to device GND.
- 2. For functional tests  $VO \ge 4.0V$  is recognized as a logic "1", and  $VO \le 0.5V$  is recognized as a logic "0".

TABLE 5. DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

**TABLE 6. APPLICABLE SUBGROUPS** 

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Pos	tburn-In)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Po	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D	<u>.</u>	Sample/5005	1, 7, 9	

#### NOTE:

1. Alternate group A inspection in accordance with Method 5005 of MIL-STD-883 may be exercised.

#### **TABLE 7. TOTAL DOSE IRRADIATION**

CONFORMANCE		TEST		READ AND	RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

#### NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

#### TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCIL	LATOR			
OPEN	GROUND	1/2 VCC = 3V ± 0.5V	$\text{VCC} = 6\text{V} \pm 0.5\text{V}$	50kHz	25kHz			
STATIC BURN-IN I TEST CONNECTIONS (Note 1)								
1, 4, 9, 10, 13	2, 3, 5 - 8, 11, 12, 14, 15	-	16	-	-			
STATIC BURN	-IN II TEST CONNECTIONS (Note	e 1)		•				
1, 4, 9, 10, 13	8	-	2, 3, 5 - 7, 11, 12, 14, 15, 16	-	-			
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)								
-	8	1, 4, 9, 10, 13	16	2, 6, 7, 11, 15	3, 5, 12, 14			

#### NOTES:

- 1. Each pin except VCC and GND will have a resistor of  $10k\Omega\pm5\%$  for static burn-in
- 2. Each pin except VCC and GND will have a resistor of 1k $\!\Omega\pm5\%$  for dynamic burn-in

TABEL 9. IRRADIATION TEST CONNECTIONS ( $T_A = +25^{\circ}C, \pm 5^{\circ}C$ )

	OPEN	GROUND	$VCC = 5V \pm 0.5V$
Γ	1, 4, 9, 10, 13	8	2, 3, 5 - 7, 11, 12, 14 - 16

NOTE: Each pin except VCC and GND will have a resistor of 47K $\Omega$   $\pm$  5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

#### HCS283MS

### Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min.,  $+125^{\circ}$ C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009


Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

#### NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


# **Propagation Delay Timing Diagram**



#### **VOLTAGE LEVELS**

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

# **Propagation Delay Load Circuit**



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724 7000

TEL: (321) 724-7000 FAX: (321) 724-7240

#### **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029

# Die Characteristics

#### **DIE DIMENSIONS:**

87 x 86 mils 2.21mm x 2.19mm

# **METALLIZATION:**

Type: AlSi

Metal Thickness: 11kÅ ± 1kÅ

# **GLASSIVATION:**

Type: SiO<sub>2</sub>

Thickness: 13kÅ ± 2.6kÅ

# **WORST CASE CURRENT DENSITY:**

 $<2.0 \times 10^5 \text{A/cm}^2$ 

# **BOND PAD SIZE:**

 $100\mu m\ x\ 100\mu m$  4 mils x 4 mils

# Metallization Mask Layout

