

# GENERAL DESCRIPTION



The ICS8530 is a low skew, 1-to-16 Differential-to-2.5V LVPECL Fanout Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS. The CLK, nCLK pair can accept most standard differential input levels. The high

gain differential amplifier accepts peak-to-peak input voltages as small as 150mV, as long as the common mode voltage is within the specified minimum and maximum range.

Guaranteed output and part-to-part skew characteristics make the ICS8530 ideal for those clock distribution applications demanding well defined performance and repeatability.


# **F**EATURES

- 16 differential 2.5V LVPECL outputs
- . CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 500MHz
- Translates any single-ended input signal to 2.5V LVPECL levels with a resistor bias on nCLK input
- Output skew: 50ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation Delay: 2ns (maximum)
- 3.3V core, 2.5V output operating supply
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request

# **BLOCK DIAGRAM**

#### CLK nCI K Q0 nQ0 Q15 Q1 Q14 nQ1 nQ14 Q2 nQ2 Q13 nQ13 Q12 nQ3 nQ12 Ω4 Q11 nQ4 nQ11 Q10 nQ5 Q6 Q9 nQ6 nQ9 Q8 nQ7

# PIN ASSIGNMENT



48-Pin LQFP 7mm x 7mm x 1.4mm package body Y Package Top View

# TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1, 11, 14, 24, 25, 35, 38, 48	V <sub>cco</sub>	Power		Output supply pins.
2, 3	Q11, nQ11	Output		Differential output pair. LVPECL interface levels.
4, 5	Q10, nQ10	Output		Differential output pair. LVPECL interface levels.
6, 19, 30, 43	$V_{EE}$	Power		Negative supply pins.
7, 8	Q9, nQ9	Output		Differential output pair. LVPECL interface levels.
9, 10	Q8, nQ8	Output		Differential output pair. LVPECL interface levels.
12, 13	$V_{cc}$	Power		Core supply pins.
15, 16	Q7, nQ7	Output		Differential output pair. LVPECL interface levels.
17, 18	Q6, nQ6	Output		Differential output pair. LVPECL interface levels.
20, 21	Q5, nQ5	Output		Differential output pair. LVPECL interface levels
22, 23	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.
26, 27	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.
28, 29	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
36	CLK	Input	Pulldown	Non-inverting differential clock input.
37	nCLK	Input	Pullup	Inverting differential clock input.
39, 40	Q15, nQ15	Output		Differential output pair. LVPECL interface levels.
41, 42	Q14, nQ14	Output		Differential output pair. LVPECL interface levels.
44, 45	Q13, nQ13	Output		Differential output pair. LVPECL interface levels.
46, 47	Q12, nQ12	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance CLK, nCLK				4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor				51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor				51		ΚΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

Inp	outs	Outputs		Innut to Output Made	Delevity
CLK	nCLK	Q0:Q15	nQ0:nQ15	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information "Wiring the Differential Input to Accept Single Ended Levels".

# Low Skew, 1-to-16 DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_{l}$  -0.5V to  $V_{cc}$  + 0.5V

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				125	mA

Table 4B. Differential DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $V_{cco} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I <sub>IH</sub>	Input High Current	nCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	CLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
' <sub>IL</sub>		nCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			0.05		V <sub>CC</sub> - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is V<sub>cc</sub> + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{\rm in}$ .

Table 4C. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.1		V <sub>cco</sub> - 0.7	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.4	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.55		0.93	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cco}$ -2V.

# Low Skew, 1-to-16 DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				500	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 500MHz	1		2	ns
tsk(o)	Output Skew; NOTE 2, 4			26	50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
t <sub>R</sub>	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t <sub>F</sub>	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		47	50	53	%

All parameters measured at 250MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, 1-TO-16

# DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

# PARAMETER MEASUREMENT INFORMATION







# 3.3VCore/2.5V OUTPUT LOAD AC TEST CIRCUIT

Integrated


Circuit Systems, Inc.




# DIFFERENTIAL INPUT LEVEL




# **OUTPUT SKEW**



## PART-TO-PART SKEW



#### PROPAGATION DELAY



# OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




# **APPLICATION INFORMATION**

## WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm CC}=3.3$ V, V\_REF should be 1.25V and R2/R1 = 0.609.



## TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION



# Low Skew, 1-TO-16 DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

## DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $\rm V_{SWING}$  and  $\rm V_{OH}$  must meet the  $\rm V_{PP}$  and  $\rm V_{CMR}$  input requirements. Figures 3A to 3E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

# Low Skew, 1-to-16 DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8530. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8530 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 115mA = 398.5mW
- Power (outputs)<sub>MAX</sub> = 35mW/Loaded Output pair
   If all outputs are loaded, the total power is 16 \* 35mW = 560mW

Total Power MAX (3.465V, with all outputs switching) = 398.5mW + 560mW = 958mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj =  $\theta_{IA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{IA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\Delta}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\rm JA}$  must be used. Assuming a moderate air low of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.958\text{W} * 42.1^{\circ}\text{C/W} = 110.3^{\circ}\text{C}$ . This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 48-pin LQFP, Forced Convection

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


θ<sub>1Δ</sub> by Velocity (Linear Feet per Minute)



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCO}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.7V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.7V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.4V$$

$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.4V$$

Pd\_H is power dissipation when the output drives high.
Pd L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.7V)/50\Omega] * 0.7V = 18.2mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.4V)/50\Omega] * 1.4V = 16.8mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 35mW



# RELIABILITY INFORMATION

Table 7.  $\boldsymbol{\theta}_{JA} vs.$  Air Flow Table for 48 Lead LQFP

# $\theta_{JA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8530 is: 930



## PACKAGE OUTLINE - Y SUFFIX FOR 48 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL		BBC					
STWIBOL	MINIMUM	NOMINAL	MAXIMUM				
N		48					
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.17	0.22	0.27				
С	0.09		0.20				
D		9.00 BASIC					
D1		7.00 BASIC					
D2		5.50 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.50 Ref.					
е		0.50 BASIC					
L	0.45	0.60	0.75				
θ	0°	0° 7°					
ccc			0.08				

Reference Document: JEDEC Publication 95, MS-026



Low Skew, 1-to-16 DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

## TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8530DY	ICS8530DY	48 Lead LQFP	250 per tray	0°C to 70°C
ICS8530DYT	ICS8530DY	48 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



# ICS8530 Low Skew, 1-to-16 DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER

	REVISION HISTORY SHEET						
Rev	Rev Table Page Description of Change						
С		5-6 7	Updated figures. Added Termination for LVPECL Outputs section.	05/28/02			
С		5	Output Load Test Circuit - corrected $V_{EE}$ equation to read " $V_{EE}$ = -0.5V ± 0.165V" from " $V_{EE}$ = -0.5V ± 0.135V".	10/2/02			
	T2	2	Pin Characteristics - changed C <sub>IN</sub> 4pF max. to 4pF typical.				
	T4C	3	LVPECL Characteristics - changed $V_{OH}$ $V_{CCO}$ - 1.4V min. to $V_{CCO}$ - 1.1V min. and changed $V_{CCO}$ - 1.0V max. to $V_{CCO}$ - 0.7V max. Changed $V_{OL}$ $V_{CCO}$ - 1.7V max. to $V_{CCO}$ - 1.4V max.				
D		5	Output Load Test Circuit - corrected $V_{EE}$ equation to read " $V_{EE}$ = -0.5V $\pm$ 0.125V" from " $V_{EE}$ = -0.5V $\pm$ 0.165V". And corrected $V_{CC}$ equation to read " $V_{CC}$ = 2.8V $\pm$ 0.04V" from " $V_{CC}$ =2.8V".	11/20/03			
		6	Updated Figure 1, Single Ended Signal Driving Differential Input diagram.				
		6	Updated Figures 2A and 2B, LVPECL Output Termination diagrams.				
		7	Added Differential Clock Input Interface section.				
		8-9	Adjusted worse case power dissipation to reflect V <sub>OH</sub> /V <sub>OL</sub> .				
			Updated format throughout datasheet.				
Ε	T4A	3	Power Supply Table - changed IEE max. from 115mA to 125mA.	12/2/03			