**DUAL 2:1** AND 1:2



#### GENERAL DESCRIPTION



The ICS85354 is a dual 2:1 and 1:2 Multiplexer and a member of the  $HiPerClockS^{TM}$  family of high performance clock solutions from ICS. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches


one input to one of two outputs. This device is useful for multiplexing multi-rate Ethernet PHYs which have 100 M bit and 1000 bit transmit/receive pairs onto an optical SFP module which has a single trasmit/receive pair. See Application Section for further information.

The ICS85354 is optimized for applications requiring very high performance and has a maximum operating frequency of 3GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.


#### **FEATURES**

- 3 LVPECL outputs
- · 3 differential clock inputs
- CLKx pair can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 3.2GHz
- Part-to-part skew: 200ps (maximum)
- Propagation delay: QA/nQA: 450ps (maximum) QBx/nQBx: 430ps (maximum)
- LVPECL mode operating voltage supply range:  $V_{CC} = 2.375V$  to 3.465V,  $V_{EE} = 0V$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{EE} = -3.465V$  to -2.375V
- -40°C to 85°C ambient operating temperature
- · Lead-Free package fully RoHS compliant

### **BLOCK DIAGRAM**



## PIN ASSIGNMENT



ICS85354 16-Lead VFQFN 3mm x 3mm x 0.95 package body K Package Top View

# DUAL 2:1 AND 1:2 DIFFERENTIAL -TO-LVPECL/ECL MULTIPLEXER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	QB0, nQB0	Output		Differential output pair. LVPECL/ECL interface levels.
3, 4	QB1, nQB1	Output		Differential output pair. LVPECL/ECL interface levels.
5	CLKB	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
6	nCLKB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{\rm cc}/2$ default when left floating.
7	CLK_SELB	Input	Pulldown	Clock select pin for QBx outputs. When HIGH, selects QB1, nQB1 outputs. When LOW, selects QB0, nQB0 outputs. LVCMOS/LVTTL interface levels.
8	$V_{EE}$	Power		Negative supply pin.
9	nCLKA1	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input, $V_{\rm cc}/2$ default when left floating.
10	CLKA1	Input	Pulldown	Non-inverting LVPECL differential clock input.
11	nCLKA0	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>cc</sub> /2 default when left floating.
12	CLKA0	Input	Pulldown	Non-inverting LVPECL differential clock input.
13	V <sub>cc</sub>	Power		Positive supply pin.
14	CLK_SELA	Input	Pulldown	Clock select pin for QA outputs. When HIGH, selects QA output. When LOW, selects nQA output. LVCMOS/LVTTL interface levels.
15, 16	nQA, QA	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			37.5		kΩ
R <sub>VCC/2</sub>	Pullup/Pulldown Resistors			37.5		kΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE, BANK A

Bank A				
Control Inputs Outputs				
CLK_SELA	QA, nQA			
0	Selects CLKA0, nCLKA0			
1	Selects CLKA1, nCLKA1			

TABLE 3B. CONTROL INPUT FUNCTION TABLE, BANK B

Bank B						
Control Inputs Outputs						
CLK_SELB	QB0, nQB0	QB1, nQB1				
0	Follows CLKB input	Low				
1	Low	Follows CLKB input				



## Dual 2:1 and 1:2 Differential -to-LVPECL/ECL Multiplexer

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage,  $V_{CC}$  4.6V (LVPECL mode,  $V_{EE} = 0$ )

Negative Supply Voltage,  $V_{EE}$  -4.6V (ECL mode,  $V_{CC} = 0$ )

Inputs,  $V_{I}$  (LVPECL mode) -0.5V to  $V_{CC} + 0.5$  V

Inputs,  $V_{I}$  (ECL mode) 0.5V to  $V_{FF} - 0.5$ V

Outputs, Io

Continuous Current 50mA Surge Current 100mA

Operating Temperature Range, TA  $-40^{\circ}$ C to  $+85^{\circ}$ C Storage Temperature, T<sub>STG</sub>  $-65^{\circ}$ C to  $150^{\circ}$ C Package Thermal Impedance,  $\theta_{\text{In}}$  51.5°C/W (0 lfpm)

(Junction-to-Ambient)

4.6V (LVPECL mode, V<sub>EE</sub> = 0)
-4.6V (ECL mode, V<sub>CC</sub> = 0)
-0.5V to V<sub>CC</sub> + 0.5 V

0.5V to V<sub>EE</sub> - 0.5V

50mA
100mA
-40°C to +85°C
-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 4A. Power Supply DC Characteristics,**  $V_{CC} = 2.375V$  to 3.465V,  $V_{EE} = 0V$  or  $V_{CC} = 0V$ ,  $V_{EE} = -3.465V$  to -2.375V,  $V_{CC} = 0V$ ,  $V_$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positivo Supply Voltage		3.135	3.3	3.465	V
V <sub>cc</sub> Positive Supply Voltage	Positive Supply voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				50	mA

Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 2.375V$  to 3.465V;  $V_{EE} = 0V$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.7V <sub>cc</sub>		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.3V <sub>cc</sub>	V
I <sub>IH</sub>	Input High Current	CLK_SELA, CLK_SELB	$V_{CC} = V_{IN}$			150	μΑ
I <sub>IL</sub>	Input Low Current	CLK_SELA, CLK_SELB	$V_{cc} = V_{iN}$	-150			μΑ

#### Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 0V$ ; $V_{EE} = -3.465V$ to -2.375V, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.3V <sub>EE</sub>		0.3	V
V <sub>IL</sub>	Input Low Voltage			V <sub>EE</sub> - 0.3		0.7V <sub>EE</sub>	V
I <sub>IH</sub>	Input High Current	CLK_SELA, CLK_SELB	$V_{CC} = V_{IN}$			150	μΑ
I <sub>IL</sub>	Input Low Current	CLK_SELA, CLK_SELB	$V_{CC} = V_{IN}$	-150			μΑ

## Dual 2:1 and 1:2 Differential -to-LVPECL/ECL Multiplexer

Table 4D. LVPECL DC Characteristics,  $V_{CC} = 2.375V$  to 3.465V;  $V_{EE} = 0V$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High	CLKA0:1, CLKB	$V_{CC} = V_{IN}$			200	μΑ
' <sub>IH</sub>	Current	nCLKA0:1, nCLKB	$V_{CC} = V_{IN}$			200	μΑ
	Innut Law Current	CLKA0:1, CLKB	$V_{CC} = 3.465, V_{IN} = 0V$	-200			μΑ
I IIL	Input Low Current	nCLKA0:1, nCLKB	$V_{CC} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-200			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.2	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			1.2		V <sub>cc</sub>	V
V <sub>OH</sub>	Output High Voltage; NOTE 3			V <sub>cc</sub> - 1.125	V <sub>cc</sub> - 1.005	V <sub>cc</sub> - 0.92	V
V <sub>OL</sub>	Output Low Voltage; NOTE 3			V <sub>cc</sub> - 1.895	V <sub>cc</sub> - 1.78	V <sub>cc</sub> - 1.62	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing			0.6		1.0	V
V <sub>BB</sub>	Bias Voltage			V <sub>cc</sub> - 1.44	V <sub>cc</sub> - 1.38	V <sub>cc</sub> - 1.32	V

NOTE 1: Common mode voltage is defined as  $V_{\rm IH}$ .

NOTE 2: For single ended applications, the maximum input voltage for CLKx, nCLKx is  $V_{cc}$  + 0.3V.

NOTE 3: Outputs terminated with 50  $\!\Omega$  to  ${\rm V_{CC}}$  - 2V.

Table 5. AC Characteristics,  $V_{CC} = 2.375V$  to 3.465V,  $V_{EE} = 0V$  or  $V_{CC} = 0V$ ,  $V_{EE} = -3.465V$  to -2.375V

Symbol	Parameter		Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency					3.2	GHz
Propagation Delay		QA, nQA		225	335	445	ps
L <sub>PD</sub>	NOTE 1	QBx, nQBx		195	305	420	ps
tsk(pp)	Part-to-Part Skew; NO	ΓE 3, 4				200	ps
	MUX Isolation; NOTE 5				55		dB
$t_R/t_F$	Output Rise/Fall Time	20% to 80%		75	155	245	ps

All parameters are measured ≤ 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 5: Measured using standard LVPECL input at 622MHz.

## PARAMETER MEASUREMENT INFORMATION







#### OUTPUT LOAD AC TEST CIRCUIT



#### DIFFERENTIAL INPUT LEVEL



#### PART-TO-PART SKEW



#### PROPAGATION DELAY

#### OUTPUT RISE/FALL TIME




#### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm CC}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION



#### TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{\rm CC}$  - 2V. For  $V_{\rm CC}$  = 2.5V, the  $V_{\rm CC}$  - 2V is very close to

ground level. The R3 in Figure 3B can be eliminated and the termination is shown in *Figure 3C*.




FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. *Figures 4A to 4E* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 4B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER





FIGURE 4E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



#### A Typical Application for the ICS85354

Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module.


Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY to the single Tx/Rx pair on the SFP Module.



#### Mode 1, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.

Bold red lines ——— are active connections highlighting the signal path.




## DIFFERENTIAL -TO-LVPECL/ECL MULTIPLEXER

#### Mode 2, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.

Bold red lines ——— are active connections highlighting the signal path.





#### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85354. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS85354 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 50mA = 173.25mW
- Power (outputs)<sub>MAX</sub> = 27.83mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 27.83mW = 111.3mW

Total Power  $_{\text{MAX}}$  (3.465, with all outputs switching) = 173.25mW + 111.3mW = 284.55mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{\text{TM}}$  devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj =  $\theta_{IA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\Lambda}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 0 linear feet per minute and a multi-layer board, the appropriate value is 51.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.285\text{W} * 51.5^{\circ}\text{C/W} = 99.7^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{ia}$ for 16-pin VFQFN, Forced Convection

#### $\theta_{JA}$ at 0 Air Flow (Linear Feet per Minute)

U


Multi-Layer PCB, JEDEC Standard Test Boards

51.5°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 1.005V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 1.005$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.78V$$

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.78V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{\bot}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{\bot}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 1.005V)/50\Omega] * 1.005V = \textbf{20mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.78V)/50\Omega] * 1.78V = 7.83mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 27.83mW



## RELIABILITY INFORMATION

Table 7.  $\theta_{\rm JA}{\rm vs.}$  Air Flow Table for 16 Lead VFQFN

 $\boldsymbol{\theta}_{_{JA}}$  at 0 Air Flow (Linear Feet per Minute)

0

Multi-Layer PCB, JEDEC Standard Test Boards

51.5°C/W

#### TRANSISTOR COUNT

The transistor count for ICS85354 is: 210



#### PACKAGE OUTLINE - K SUFFIX FOR 16 LEAD VFQFN




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
SYMBOL	MINIMUM	MAXIMUM					
N	1	6					
Α	0.80	1.0					
A1	0	0.05					
А3	0.25 Re	eference					
b	0.18 0.30						
е	0.50 E	BASIC					
N <sub>D</sub>	4	1					
N <sub>E</sub>	4	1					
D	3	.0					
D2	0.25	1.25					
E	3.0						
E2	0.25 1.25						
L	0.30	0.50					

Reference Document: JEDEC Publication 95, MO-220

## ICS85354

Dual 2:1 and 1:2

## DIFFERENTIAL -TO-LVPECL/ECL MULTIPLEXER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85354AK	354A	16 Lead VFQFN	Tray	-40°C to 85°C
ICS85354AKT	354A	16 Lead VFQFN	Tape & Reel	-40°C to 85°C
ICS85354AKLF	54AL	16 Lead "Lead-Free" VFQFN	Tray	-40°C to 85°C
ICS85354AKLFT	54AL	16 Lead "Lead-Free" VFQFN	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



## ICS85354

# Dual 2:1 and 1:2 DIFFERENTIAL -TO-LVPECL/ECL MULTIPLEXER

REVISION HISTORY SHEET										
Rev	Rev Table Page Description of Change Date									
В	T4D	4	LVPECL Characteristics Table - added min. & max. values to $V_{\rm OH}$ and $V_{\rm OL}$ .	5/6/05						